|
M34512M2 Datasheet, PDF (46/80 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER | |||
|
◁ |
PRELIMINARY NSocothimcaene:gpTeah.riasmisetnrioct laimfiintsalasrepescuibfijceacttioton.
MITSUBISHI MICROCOMPUTERS
4512 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
LIST OF PRECAUTIONS
ÂNoise and latch-up prevention
Connect a capacitor on the following condition to prevent noise
and latch-up;
⢠connect a bypass capacitor (approx. 0.1 µF) between pins VDD
and VSS at the shortest distance,
⢠equalize its wiring in width and length, and
⢠use relatively thick wire.
 Prescaler
Stop the prescaler operation to change its frequency dividing ra-
tio.
ÂINT1 pin
When the interrupt valid waveform of INT1 pin is changed with
the bit 2 of register I2 in software, be careful about the following
notes.
⢠Clear the bit 1 of register V1 to â0â before the interrupt valid wave-
form of INT1 pin is changed with the bit 2 of register I2 (refer to
Figure 41Â).
⢠Depending on the input state of the INT1 pin, the external 1 inter-
rupt request flag (EXF1) may be set when the interrupt valid
waveform is changed. Accordingly, clear bit 2 of register I2 and
execute the SNZ1 instruction to clear the EXF1 flag after execut-
ing at least one instruction (refer to Figure 41Â).
ÂTimer count source
Stop timer 1, 2, 3, or 4 counting to change its count source.
ÂReading the count value
Stop timer 1, 2, 3, or 4 counting and then execute the TAB1,
TAB2, TAB3, or TAB4 instruction to read its data.
ÂWriting to reload registers R1 and R3
When writing data to reload registers R1 or R3 while timer 1 or
timer 3 is operating, avoid a timing when timer 1 or timer 3
underflows.
ÂINT0 pin
When the interrupt valid waveform of the INT0 pin is changed
with the bit 2 of register I1 in software, be careful about the fol-
lowing notes.
⢠Clear the bit 0 of register V1 to â0â before the interrupt valid wave-
form of INT0 pin is changed with the bit 2 of register I1 (refer to
Figure 40Â).
⢠Depending on the input state of the INT0 pin, the external 0 inter-
rupt request flag (EXF0) may be set when the interrupt valid
waveform is changed. Accordingly, clear bit 2 of register I1, and
execute the SNZ0 instruction to clear the EXF0 flag after execut-
ing at least one instruction (refer to Figure 40Â)
...
LA 8
TV1A
LA 8
TI2A
NOP
SNZ1
NOP
...
; (!!0!2)
; The SNZ1 instruction is valid ...........Â
; Change of the interrupt valid waveform
........................................................... Â
; The SNZ1 instruction is executed
! : this bit is not related to the setting of INT1.
Fig. 41 External 1 interrupt program example
 Multifunction
The input of P20âP22 can be used even when SCK, SOUT, SIN are
selected.
...
LA 4
TV1A
LA 4
TI1A
NOP
SNZ0
NOP...
; (!!!02)
; The SNZ0 instruction is valid ...........Â
;
; Interrupt valid waveform is changed
........................................................... Â
; The SNZ0 instruction is executed
! : this bit is not related to the setting of INT0 pin.
Fig. 40 External 0 interrupt program example
46
|
▷ |