MRF49XA Datasheet, PDF (98/102 Pages) Microchip Technology – ISM Band Sub-GHz RF Transceiver

MRF49XA
Phase Locked Loop (PLL)............................................. 12, 47
Pin Description ...................................................................... 9
Pin Diagram .......................................................................... 2
Pins
CLKOUT ....................................................................... 9
CS ................................................................................. 9
DATA ............................................................................ 9
FSK/DATA/FSEL .......................................................... 9
INT/DIO ....................................................................... 10
IRO................................................................................ 9
RCLKOUT/FCAP/FINT ................................................. 9
RESET ........................................................................ 10
RFN............................................................................. 10
RFP ............................................................................. 10
RFXTL/EXTREF ......................................................... 10
RSSIO ......................................................................... 10
SCK............................................................................... 9
SDI ................................................................................ 9
SDO .............................................................................. 9
VDD.............................................................................. 10
VSS.............................................................................. 10
Power Amplifier (PA)........................................................... 11
Power and Low Noise Amplifiers ........................................ 46
Power Management ............................................................ 59
Power-Saving Modes
Low Battery Voltage Detector ..................................... 14
Low Duty Cycle Mode ................................................. 14
Wake-up Timer ........................................................... 14
Programmable Synchronous Byte ...................................... 57
R
Reader Response ............................................................... 98
Receive FIFO ...................................................................... 15
Receive Signal Strength Indicator (RSSI) ........................... 13
Received Signal Strength Indicator (RSSI) ......................... 57
Recommended Operating Conditions ................................. 78
Recovery Clock Output ......................................................... 9
Register Map....................................................................... 17
Registers
AFCCREG (Automatic Frequency Control
Configuration) ..................................................... 21
BBFCREG (Baseband Filter Configuration)................ 29
BCSREG (Battery Threshold Detect and
Clock Output Value Set) ..................................... 40
CFSREG (Center Frequency Value Set) .................... 26
DCSREG (Duty Cycle Value Set) ............................... 39
DRSREG (Data Rate Value Set) ................................ 35
FIFORSTREG (FIFO and Reset Mode
Configuration) ..................................................... 32
GENCREG (General Configuration) ........................... 20
PLLCREG (PLL Configuration) ................................... 41
PMCREG (Power Management Configuration) .......... 36
RXCREG (Receive Control)........................................ 27
RXFIFOREG (Receiver FIFO Read)........................... 31
STSREG (STATUS Read) .......................................... 18
SYNBREG (Synchronous Byte Configuration) ........... 34
TXBREG (Transmit Byte)............................................ 25
TXCREG (Transmit Configuration) ............................. 23
WTSREG (Wake-up Timer Value Set)........................ 38
Reset
Power Glitch Reset ..................................................... 44
Power-on Reset .......................................................... 43
RESET Pin ................................................................. 45
Software Reset ........................................................... 45
Reset Mode Selection......................................................... 33
RESET Pin.......................................................................... 11
Revision History.................................................................. 93
RF Crystal........................................................................... 10
RF Transmitter Matching .................................................... 72
RF/Analog Features.............................................................. 1
RX FIFO Buffered Data Read............................................. 68
RX-TX Frequency Alignment Method ................................. 70
S
Schematics
MRF49XA ................................................................... 74
Serial Peripheral Interface (SPI) ......................................... 15
Sleep, Wake-up and Battery Operations ............................ 63
SPI
Timing Specification.................................................... 82
Synchronous Character Selection ...................................... 33
T
Timing Diagrams
FIFO Read with FINT Polling...................................... 69
FSK Modulated Deviation (Max. TX to RX Offset)...... 55
Low-Power Duty Cycle Mode Sequence .................... 62
Multiple Byte Write with Transmit Register ................. 67
Power-on Reset Example ........................................... 43
Receiver FIFO Read................................................... 68
Sensitive Reset Disabled............................................ 45
Sensitive Reset Enabled............................................. 44
SPI .............................................................................. 82
STSREG Read Sequence .......................................... 91
TX Register Usage ..................................................... 67
Transmit Register ............................................................... 14
TX Register Buffered Data Transmission ........................... 64
Typical Applications .............................................................. 1
V
VDD Line Filtering................................................................ 45
W
Wake-up Timer ................................................................... 14
WWW Address ................................................................... 97
WWW, On-Line Support ....................................................... 3
DS70590B-page 96
Preliminary
© 2009 Microchip Technology Inc.