English
Language : 

PIC16F87XA Datasheet, PDF (224/234 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers
PIC16F87XA
Capture/Compare/PWM Requirements
(CCP1 and CCP2) .................................................... 186
CCP. See Capture/Compare/PWM.
CCP1CON Register ........................................................... 19
CCP2CON Register ........................................................... 19
CCPR1H Register ........................................................ 19, 63
CCPR1L Register ......................................................... 19, 63
CCPR2H Register ........................................................ 19, 63
CCPR2L Register ......................................................... 19, 63
CCPxM0 Bit ........................................................................ 64
CCPxM1 Bit ........................................................................ 64
CCPxM2 Bit ........................................................................ 64
CCPxM3 Bit ........................................................................ 64
CCPxX Bit .......................................................................... 64
CCPxY Bit .......................................................................... 64
CLKO and I/O Timing Requirements ............................... 183
CMCON Register ............................................................... 20
Code Examples
Call of a Subroutine in Page 1 from Page 0 ............... 30
Indirect Addressing .................................................... 31
Initializing PORTA ...................................................... 41
Loading the SSPBUF (SSPSR) Register ................... 74
Reading Data EEPROM ............................................. 35
Reading Flash Program Memory ............................... 36
Saving Status, W and PCLATH Registers
in RAM ............................................................ 154
Writing to Data EEPROM ........................................... 35
Writing to Flash Program Memory ............................. 38
Code Protection ....................................................... 143, 157
Comparator Module ......................................................... 135
Analog Input Connection
Considerations ................................................. 139
Associated Registers ............................................... 140
Configuration ............................................................ 136
Effects of a Reset ..................................................... 139
Interrupts .................................................................. 138
Operation ................................................................. 137
Operation During Sleep ............................................ 139
Outputs ..................................................................... 137
Reference ................................................................. 137
Response Time ........................................................ 137
Comparator Specifications ............................................... 180
Comparator Voltage Reference ....................................... 141
Associated Registers ............................................... 142
Computed GOTO ............................................................... 30
Configuration Bits ............................................................. 143
Configuration Word .......................................................... 144
Conversion Considerations .............................................. 220
CVRCON Register ............................................................. 20
D
Data EEPROM and Flash Program Memory
EEADR Register ........................................................ 33
EEADRH Register ...................................................... 33
EECON1 Register ...................................................... 33
EECON2 Register ...................................................... 33
EEDATA Register ...................................................... 33
EEDATH Register ...................................................... 33
Data EEPROM Memory
Associated Registers ................................................. 39
EEADR Register ........................................................ 33
EEADRH Register ..................................................... 33
EECON1 Register ...................................................... 33
EECON2 Register ...................................................... 33
Operation During Code-Protect ................................. 39
Protection Against Spurious Writes ........................... 39
Reading ..................................................................... 35
Write Complete Flag Bit (EEIF) ................................. 33
Writing ........................................................................ 35
Data Memory ..................................................................... 16
Bank Select (RP1:RP0 Bits) .................................16, 22
General Purpose Registers ....................................... 16
Register File Map ..................................................17, 18
Special Function Registers ........................................ 19
DC and AC Characteristics Graphs and Tables .............. 197
DC Characteristics ....................................................175–179
Demonstration Boards
PICDEM 1 ................................................................ 170
PICDEM 17 .............................................................. 170
PICDEM 18R PIC18C601/801 ................................. 171
PICDEM 2 Plus ........................................................ 170
PICDEM 3 PIC16C92X ............................................ 170
PICDEM 4 ................................................................ 170
PICDEM LIN PIC16C43X ........................................ 171
PICDEM USB PIC16C7X5 ...................................... 171
PICDEM.net Internet/Ethernet ................................. 170
Development Support ...................................................... 167
Device Differences ........................................................... 219
Device Overview .................................................................. 5
Direct Addressing ............................................................... 31
E
EEADR Register ...........................................................21, 33
EEADRH Register .........................................................21, 33
EECON1 Register .........................................................21, 33
EECON2 Register .........................................................21, 33
EEDATA Register .............................................................. 21
EEDATH Register .............................................................. 21
Electrical Characteristics .................................................. 173
Errata ................................................................................... 4
Evaluation and Programming Tools ................................. 171
External Clock Timing Requirements ............................... 182
External Interrupt Input (RB0/INT). See Interrupt Sources.
External Reference Signal ............................................... 137
F
Firmware Instructions ....................................................... 159
Flash Program Memory
Associated Registers ................................................. 39
EECON1 Register ...................................................... 33
EECON2 Register ...................................................... 33
Reading ..................................................................... 36
Writing ........................................................................ 37
FSR Register ..........................................................19, 20, 31
G
General Call Address Support ........................................... 94
DS39582B-page 222
 2003 Microchip Technology Inc.