 English |
|
|
|
|
|
|
|
| TH8062 Datasheet, PDF (21/38 Pages) Melexis Microelectronic Systems – Voltage Regulator with LIN Transceiver | |||
| |||
| ◁ |
TH8062
Voltage Regulator with LIN Transceiver
3.8 RESET
The TH8062 contains a reset unit which secures the correct initialization and generation of the reset signal.
The RESET pin outputs the reset state of the TH8062. The POR timer will be started if VSUP is switched on
and VCC> POR threshold. After the time tRes the RESET output is switched from low to high.
The RESET unit combines a VCC low voltage detection unit with fixed POR timer This output is switched
from low to high if VSUP is switched on and VCC>VRES after the time tRes .
All conditions which cause a drop of the VCC voltage will be detected from the low voltage reset unit which
generates a reset signal. The TH8062 will be reinitialized if the VCC voltage rises above the low voltage limit.
If the voltage VCC drops below VRES then the RESET output is switched from high to low after the time trr has been
reached. For this reason short breaks of the VCC voltage and uncontrolled reset generations will be inhibited.
The circuitry of the RESET output driver guarantees, that the reset low level during decreasing of the VCC
voltage will be kept secure (see Figure 12).
VSUP
VCC
VRES
RESET
T>Tj T<Tj
t<trr
tRes
trr
tRes
t<trr
tRes
tRes
Initialisation
Thermal
shutdown
Spike VSUP
Low voltage
Current limitation
VSUP Spike VCC
active
Figure 11 - Reset behaviour
Figure 12 - Output current of reset output vs. VCC voltage
3.8.1. Programmability of Power-ON-Reset Delay
The standard POR time of the TH8062 is typ. 8ms. During final test it is possible to re-program this time to
other values. Possible values are 4ms, 15ms and 30ms. See ordering code for details.
TH8062 â Datasheet
3901008062
Page 21 of 38
March 2006
Rev 002
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese