MAX1280 Datasheet, PDF (6/24 Pages) Maxim Integrated Products – 400ksps/300ksps, Single-Supply, Low-Power, 8-Channel, Serial 12-Bit ADCs with Internal Reference

400ksps/300ksps, Single-Supply, Low-Power, 8-Channel,
Serial 12-Bit ADCs with Internal Reference
ELECTRICAL CHARACTERISTICS—MAX1281 (continued)
(V_DD1 = V_DD2 = +2.7V to +3.6V, COM = GND, f_SCLK = 4.8MHz, 50% duty cycle, 16 clocks/conversion cycle (300ksps), external
+2.5V at REF, REFADJ = V_DD1, T_A = T_MIN to T_MAX, unless otherwise noted. Typical values are at T_A = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
DIGITAL OUTPUTS (DOUT, SSTRB)
Output Voltage Low
V_OL
I_SINK = 5mA
Output Voltage High
V_OH
I_SOURCE = 0.5mA
Three-State Leakage Current
I_L
CS = 3V
V_DD2 - 0.5V
0.4
V
V
±10
µA
Three-State Output
Capacitance
C_OUT CS = 3V
15
pF
POWER SUPPLY
Positive Supply Voltage
(Note 9)
V_DD1,
V_DD2
2.7
3.6
V
Supply Current
Power-Supply Rejection
I_VDD1 +
I_VDD2
PSR
Operating mode (Note 10)
V_DD1 =
Reduced-power mode (Note 11)
V_DD2 = 3.6V _{Fast power-down (Note 11)}
Full power-down (Note 11)
V_DD1 = V_DD2 = 2.7V to 3.6V, midscale input
2.5
3.5
1.3
2.0
mA
0.9
1.5
2
10
µA
±0.5 ±2.0
mV
TIMING CHARACTERISTICS—MAX1280
(Figures 1, 2, 6, 7; V_DD1 = V_DD2 = +4.5V to +5.5V; T_A = T_MIN to T_MAX; unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN
SCLK Period
t_CP
156
SCLK Pulse Width High
t_CH
62
SCLK Pulse Width Low
t_CL
62
DIN to SCLK Setup
t_DS
35
DIN to SCLK Hold
t_DH
0
CS Fall to SCLK Rise Setup
t_CSS
35
SCLK Rise to CS Rise Hold
t_CSH
0
SCLK Rise to CS Fall Ignore
t_CSO
35
CS Rise to SCLK Rise Ignore
t_CS1
35
SCLK Rise to DOUT Hold
t_DOH C_LOAD = 20pF
10
SCLK Rise to SSTRB Hold
t_STH C_LOAD = 20pF
10
SCLK Rise to DOUT Valid
t_DOV C_LOAD = 20pF
SCLK Rise to SSTRB Valid
t_STV
C_LOAD = 20pF
CS Rise to DOUT Disable
t_DOD C_LOAD = 20pF
10
CS Rise to SSTRB Disable
t_STD C_LOAD = 20pF
10
CS Fall to DOUT Enable
t_DOE C_LOAD = 20pF
CS Fall to SSTRB Enable
t_STE
C_LOAD = 20pF
CS Pulse Width High
t_CSW
100
TYP
20
20
MAX
80
80
65
65
65
65
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6 _______________________________________________________________________________________