English
Language : 

MAX1280 Datasheet, PDF (16/24 Pages) Maxim Integrated Products – 400ksps/300ksps, Single-Supply, Low-Power, 8-Channel, Serial 12-Bit ADCs with Internal Reference
400ksps/300ksps, Single-Supply, Low-Power, 8-Channel,
Serial 12-Bit ADCs with Internal Reference
CS
DIN
S CONTROL BYTE 0
S CONTROL BYTE 1
S CONTROL BYTE 2
S
ETC
1
SCLK
8
12
16 1
5
8
12
16 1
5
8
12
16 1
5
HIGH-Z
DOUT
B11
B6
B0
CONVERSION RESULT 0
B11
B6
B0
CONVERSION RESULT 1
B11
B6
HIGH-Z
SSTRB
Figure 8. Continuous 16-Clock/Conversion Timing
Table 4. Software-Controlled Power Modes
PD1/PD0
00
01
10
11
MODE
Full Power-Down
(FULLPD)
Fast Power-Down
(FASTPD)
Reduced-Power
Mode (REDPD)
Operating Mode
TOTAL SUPPLY CURRENT
CONVERTING
AFTER
CONVERSION
2.5mA
2µA
2.5mA
0.9mA
2.5mA
2.5mA
1.3mA
2.0mA
CIRCUIT SECTIONS*
INPUT COMPARATOR
REFERENCE
Off
Off
Reduced Power
On
Reduced Power
On
Full Power
On
*Circuit operation between conversions; during conversion, all circuits are fully powered up.
progress. In software power-down mode, the serial
interface remains active, waiting for a new control byte
to start conversion and switch to full-power mode.
Once the conversion is completed, the device goes
into the programmed power mode until a new control
byte is written.
The power-up delay is dependent on the power-down
state. Software low-power modes will be able to start
conversion immediately when running at decreased
clock rates (see Power-Down Sequencing). During
power-on reset, when exiting software full power-down
mode or exiting hardware shutdown, the device goes
immediately into full-power mode and is ready to con-
vert after 2µs when using an external reference. When
using the internal reference, wait for the typical power-
up delay from a full power-down (software or hard-
ware), as shown in Figure 9.
Software Power-Down
Software power-down is activated using bits PD1 and
PD0 of the control byte. When software shutdown is
asserted, the ADC completes the conversion in
progress and powers down into the specified low-
quiescent-current state (2µA, 0.9mA, or 1.3mA).
The first logic 1 on DIN is interpreted as a start bit and
puts the MAX1280/MAX1281 into their full-power mode.
Following the start bit, the data input word or control
byte also determines the next power-down state. For
example, if the DIN word contains PD1 = 0 and PD0 =
1, a 0.9mA power-down starts after the conversion.
16 ______________________________________________________________________________________