MAX11800_1010 Datasheet, PDF (52/59 Pages) Maxim Integrated Products – Low-Power, Ultra-Small Resistive Touch-Screen Controllers with I2C/SPI Interface

Low-Power, Ultra-Small Resistive Touch-Screen
Controllers with I²C/SPI Interface
Panel Setup Timing Configuration Register (0x05)
BIT
7
6
5
4
3
2
1
0
NAME
PSUXY[3:0]
PSUZ[3:0]
DEFAULT
0
0
0
0
0
0
0
0
BIT
NAME
DESCRIPTION
MAX11800/
MAX11801
MAX11802/
MAX11803
X, Y panel setup times (position measurements)
0000: 0μs
1000: 1ms
0001: 20μs
1001: 2ms
0010: 50μs
1010: 5ms
7:4
PSUXY[3:0] 0011: 80μs
1011: 10ms
0100: 100μs
1100: 20ms
0101: 200μs
1101: 50ms
0110: 500μs
1110: 100ms
0111: 800μs
1111: 200ms
Yes
Yes
3:0
PSUZ[3:0]
Z panel setup times (pressure measurements)
PSUZ[3:0] has the same range as PSUXY[3:0] above.
Yes
Yes
Note: These settings apply to measurement commands, combined commands, and autonomous conversion mode measurements
and provide time for the panel to settle prior to beginning measurements. During these periods, the panel is set up, but the ADC
remains powered down. Users with low-impedance/fast settling panels should use setting 0000 (skip mode) if their panel can be set-
tled during the required 10μs minimum delayed conversion time (see the Delayed Conversion Configuration Register (0x06) section).
Delayed Conversion Configuration Register (0x06)
BIT
7
6
5
4
3
2
1
0
NAME
D_CV_XY[3:0]
D_CV_Z[3:0]
DEFAULT
0
0
0
0
0
0
0
0
BIT
NAME
DESCRIPTION
MAX11800/ MAX11802/
MAX11801 MAX11803
X, Y panel plus ADC setup times (position measurements)
0000: 10μs
1000: 1ms
0001: 20μs
1001: 2ms
0010: 50μs
1010: 5ms
7:4
D_CV_XY[3:0] 0011: 80μs
1011: 10ms
0100: 100μs
1100: 20ms
0101: 200μs
1101: 50ms
0110: 500μs
1110: 100ms
0111: 800μs
1111: 200ms
Yes
Yes
3:0
D_CV_Z[3:0]
Z panel plus ADC setup times (pressure measurements)
D_CV_Z[3:0] has the same range as D_CV_XY[3:0] above.
Yes
Yes
Note: These settings apply to measurement commands, combined commands, and autonomous conversion mode measurements
and provide time for the panel and ADC to settle prior to beginning measurements. During these periods, the panel is set up and the
ADC is powered up. In general, users with long panel settling requirements should minimize time in this mode, using increased
panel setup times instead to save ADC power.
52 ______________________________________________________________________________________