English
Language : 

MAX14920 Datasheet, PDF (14/29 Pages) Maxim Integrated Products – High-Accuracy 12-/16-Cell Measurement AFEs
MAX14920 / MAX14921
High-Accuracy 12-/16-Cell Measurement AFEs
Pin Description (continued)
PIN
MAX14920
MAX14921
(64 TQFP-EP) (80 TQFP)
—
18
—
19
—
20
—
21
—
22
—
23
—
24
—
25
—
26
—
27
—
28
—
29
—
30
—
—
NAME
FUNCTION
CB16
CV15
BA15
CT15
CB15
CV14
BA14
CT14
CB14
CV13
BA13
CT13
CB13
EP
Sampling Capacitor Connection 16 Low Terminal. CB16 internally connects to CV15
when SAMPL is logic-high. Connect a 1FF capacitor between CT16 and CB16.
Leave CB16 unconnected if not used.
Cell Voltage Input 15. Connect CV15 to cell anode/cathode. Connect CV15 to the
highest voltage of the battery cell stack if not used.
Cell-Balancing Gate Driver Output 15. Connect BA15 to the gate of the external
n-channel FET. Leave BA15 unconnected if not used.
Sampling Capacitor Connection 15 High Terminal. CT15 internally connects to
CV15 when SAMPL is logic-high. Connect a 1FF capacitor between CT15 and
CB15. Leave CT15 unconnected if not used.
Sampling Capacitor Connection 15 Low Terminal. CB15 internally connects to CV14
when SAMPL is logic-high. Connect a 1FF capacitor between CT15 and CB15.
Leave CB15 unconnected if not used.
Cell Voltage Input 14. Connect CV14 to cell anode/cathode. Connect CV14 to the
highest voltage of the battery cell stack if not used.
Cell-Balancing Gate Driver Output 14. Connect BA14 to the gate of the external
n-channel FET. Leave BA14 unconnected if not used.
Sampling Capacitor Connection 14 High Terminal. CT14 internally connects to
CV14 when SAMPL is logic-high. Connect a 1FF capacitor between CT14 and
CB14. Leave CT14 unconnected if not used.
Sampling Capacitor Connection 14 Low Terminal. CB14 internally connects to CV13
when SAMPL is logic-high. Connect a 1FF capacitor between CT14 and CB14.
Leave CB14 unconnected if not used.
Cell Voltage Input 13. Connect CV13 to cell anode/cathode. Connect CV13 to the
highest voltage of the battery cell stack if not used.
Cell-Balancing Gate Driver Output 13. Connect BA13 to the gate of the external
n-channel FET. Leave BA13 unconnected if not used.
Sampling Capacitor Connection 13 High Terminal. CT13 internally connects to
CV13 when SAMPL is logic-high. Connect a 1FF capacitor between CT13 and
CB13. Leave CT13 unconnected if not used.
Sampling Capacitor Connection 13 Low Terminal. CB13 internally connects to CV12
when SAMPL is logic-high. Connect a 1FF capacitor between CT13 and CB13.
Leave CB13 unconnected if not used.
Exposed Pad (MAX14920 Only). Connect EP to AGND.
Maxim Integrated
  14