28529-DSH-001-K Datasheet, PDF (117/309 Pages) M/A-COM Technology Solutions, Inc. – Inverse Multiplexing for ATM (IMA) Family

Functional Description
Figure 1-37. Interfacing Interleaved Highway to CX2839x (Frame Sync Externally Provided)
CX2839x
RINDO
RFSYNC
RPCMO
RSBCKI
TXINDO
TFSYNC
TPCMI
TSBCKI
Note: Device Configured for Internally
Multiplexed Mode
IHRxINDo
IHRxSync
IHRxData
IHRxClk
IHTxInDo
IHTxSync
IHTxData
IHTxClk
M28529
8.152 MHz Receive Clock
8.152 MHz Transmit Clock
Receive Frame Sync
Transmit Frame Sync
Each Interleaved highway interface carries four separate T1, E1, Fractional T1, or Fractional E1 style data streams
(32 8-bit timeslots per frame). The data streams are interleaved one timeslot at a time. T1 links are supported over
the Interleaved Highway interface, by mapping the 24 T1 timeslots (numbered 1-24) into the corresponding E1
timeslots. The remaining E1 timeslots, 0 and 25-31 are unused.
The interleaved highway mode can be selected on a per group of four link basis where the groups are as follows:
Interleaved highway 0: Serial streams 0-3
Interleaved highway 1: Serial streams 4-7
Interleaved highway 2: Serial streams 8-11
Interleaved highway 3: Serial streams 12-15
Interleaved highway 4: Serial streams 16-19
Interleaved highway 5: Serial streams 20-23
Interleaved highway 6: Serial streams 24-27
Interleaved highway 7: Serial streams 28-31
Input pins IHRxSync and IHTxSync are provided to indicate the first bit (MSB) of the first timeslot of the first data
stream, in the receive and transmit directions respectively. The streams are multiplexed in order of the lowest
numbered stream to highest number.
28529-DSH-001-K
Mindspeed Technologies^®
102
Mindspeed Proprietary and Confidential