English
Language : 

X96010 Datasheet, PDF (5/26 Pages) Intersil Corporation – Sensor Conditioner with Dual Look Up Table Memory and DACs
X96010
D/A CONVERTER CHARACTERISTICS (See pg. 4 for Standard Conditions)
Symbol
IFS
OffsetDAC
FSErrorDAC
DNLDAC
INLDAC
VISink
VISource
IOVER
IUNDER
trDAC
TCOIout
Parameter
I1 or I2 full scale current
I1 or I2 D/A converter offset error
I1 or I2 D/A converter full scale error
I1 or I2 D/A converter
Differential Nonlinearity
I1 or I2 D/A converter Integral Nonlin-
earity with respect to a straight line
through 0 and the full scale value
I1 or I2 Sink Voltage Compliance
I1 or I2 Source Voltage Compliance
I1 or I2 overshoot on D/A Converter
data byte transition
I1 or I2 undershoot on D/A Converter
data byte transition
I1 or I2 rise time on D/A Converter data
byte transition; 10% to 90%
Temperataure coefficient of output
current due to internal parameters
Min
1.56
1
-2
-0.5
-1
1.2
2.5
0
0
5
-100
Typ Max Unit Test Conditions / Notes
1.58 1.6 mA See note 1, 5, R = 510Ω
3.2 mA See note 1, 4, 6, R = 255Ω
1
LSB See notes 2 and 3.
2
LSB
0.5 LSB
1
LSB
Vcc
V See note 5
Vcc
V See note 4, 6
Vcc-1.2 V See note 5
Vcc-2.5 V See note 4, 6
0
µA DAC input byte changing from
00h to FFh and vice
0
µA
versa, V(I1) and V(I2) are
Vcc - 1.2V in source mode
and 1.2V in sink mode.
30
µs See note 4.
+100 ppm/ See Figure 7.
°C VRMbit = “0”
Notes: 1. DAC input Byte = FFh, Source or sink mode.
[ ] 2. LSB is defined as
2
3
x
V(VRef)
255
divided by the resistance between R1 or R2 to Vss.
3. OffsetDAC: The Offset of a DAC is defined as the deviation between the measured and ideal output, when the DAC input is 01h. It is
expressed in LSB.
FSErrorDAC: The Full Scale Error of a DAC is defined as the deviation between the measured and ideal output, when the input is FFh. It
is expressed in LSB. The OffsetDAC is subtracted from the measured value before calculating FSErrorDAC.
DNLDAC: The Differential Non-Linearity of a DAC is defined as the deviation between the measured and ideal incremental change in
the output of the DAC, when the input changes by one code step. It is expressed in LSB. The measured values are adjusted for Offset
and Full Scale Error before calculating DNLDAC.
INLDAC: The Integral Non-Linearity of a DAC is defined as the deviation between the measured and ideal transfer curves, after adjust-
ing the measured transfer curve for Offset and Full Scale Error. It is expressed in LSB.
4. These parameters are periodically sampled and not 100% tested.
5. V(I1) and V(I2) are VCC - 1.2V in source mode and 1.2V in sink mode. In this range the current at I1 or I2 varies <1%.
6. The maximum current, sink or source, can be set with an external resistor to 3.2 mA with a minimum VCC = 4.5V. The compliance volt-
age changes to 2.5V from the sourcing rail, and the current variation is <1%.
5
FN8214.1
October 25, 2005