English
Language : 

X96010 Datasheet, PDF (4/26 Pages) Intersil Corporation – Sensor Conditioner with Dual Look Up Table Memory and DACs
X96010
ELECTRICAL CHARACTERISTICS (Continued) (Conditions are as follows, unless otherwise specified)
All typical values are for 25°C ambient temperature and 5V at pin Vcc. Maximum and minimum specifications are over
the recommended operating conditions. All voltages are referred to the voltage at pin Vss. Bit 3 in Control register 0 is
“1”, while all other bits in control registers are “0”. 255Ω, 0.1%, resistor connected between R1 and Vss, and another
between R2 and Vss. 400kHz TTL input at SCL. SDA pulled to Vcc through an external 2kΩ resistor. 2-wire interface
in “standby” (see notes 1 and 2 on page 5). WP, A0, A1, and A2 floating. VRef pin unloaded.
Symbol
Parameter
Min Typ Max Unit
Test Conditions / Notes
VIHCMOS
WP, A0, A1, and A2 input 0.8 x
High voltage
Vcc
Vcc
V
VRefout
Output Voltage at VRef at 1.205 1.21 1.215 V -20 µA ≤ I(VRef) ≤ 20 µA
25°C
RVref
VRef pin input resistance
20
40
kΩ VRM bit = “1”, 25°C
TCOref
Temperature coefficient of -100
VRef output voltage
+100 ppm/° See note 4 and 5.
C
VRef Range
Voltage range when VRef
1
is an input
1.3
V See note 3.
IR
Current from pin R1 or R2
0
3200 µA
to Vss
VPOR
Power-on reset threshold 1.5
voltage
2.8
V
VccRamp
Vcc Ramp Rate
0.2
50 mV /
µs
VADCOK
ADC enable minimum
2.6
voltage
2.8
V See Figure 10.
Notes: 1.
2.
3.
4.
5.
The device goes into Standby: 200 ns after any STOP, except those that initiate a nonvolatile write cycle. It goes into Standby tWC after
a STOP that initiates a nonvolatile write cycle. It also goes into Standby 9 clock cycles after any START that is not followed by the cor-
rect Slave Address Byte.
tWC is the time from a valid STOP condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It
is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.
For this range of V(VRef) the full scale sink mode current at I1 and I2 follows V(VRef) with a linearity error smaller than 1%.
This parameter is periodically sampled and not 100% tested.
TCOref = [Max V(VREF) - Min V(VREF)] x 106/(1.21V x 140°C)
4
FN8214.1
October 25, 2005