|
X96010 Datasheet, PDF (10/26 Pages) Intersil Corporation – Sensor Conditioner with Dual Look Up Table Memory and DACs | |||
|
◁ |
X96010
PRINCIPLES OF OPERATION
CONTROL AND STATUS REGISTERS
The Control and Status Registers provide the user
with a mechanism for changing and reading the value
of various parameters of the X96010. The X96010
contains seven Control, one Status, and several
Reserved registers, each being one Byte wide (See
Figure 4). The Control registers 0 through 6 are
located at memory addresses 80h through 86h
respectively. The Status register is at memory address
87h, and the Reserved registers at memory address
88h through 8Fh.
All bits in Control register 6 always power-up to the logic
state â0â. All bits in Control registers 0 through 5 power-
up to the logic state value kept in their corresponding
nonvolatile memory cells. The nonvolatile bits of a reg-
ister retain their stored values even when the X96010 is
powered down, then powered back up. The nonvolatile
bits in Control 0 through Control 5 registers are all pre-
programmed to the logic state â0â at the factory, except
the cases that indicate â1â in Figure 4.
Bits indicated as âReservedâ are ignored when read,
and must be written as â0â, if any Write operation is
performed to their registers.
A detailed description of the function of each of the
Control and Status register bits follows:
Control Register 0
This register is accessed by performing a Read or
Write operation to address 80h of memory.
VRM: VOLTAGE REFERENCE PIN MODE (NON-
VOLATILE)
The VRM bit configures the Voltage Reference pin
(VRef) as either an input or an output. When the VRM
bit is set to â0â (default), the voltage at pin VRef is an
output from the X96010âs internal voltage reference.
When the VRM bit is set to â1â, the voltage reference
for the VRef pin is external. See Figure 5.
ADCFILTOFF: ADC FILTERING CONTROL (NON-
VOLATILE)
When this bit isâ1â, the status register at 87h is
updated after every conversion of the ADC. When this
bit is â0â (default), the status register is updated after
four consecutive conversions with the same result, on
the 6 MSBs.
NV1234: CONTROL REGISTERS 1, 2, 3, AND 4 VOLA-
TILITY MODE SELECTION BIT (NON-VOLATILE)
When the NV1234 bit is set to â0â (default), bytes writ-
ten to Control registers 1, 2, 3, and 4 are stored in vol-
atile cells, and their content is lost when the X96010 is
powered down. When the NV1234 bit is set to â1â,
bytes written to Control registers 1, 2, 3, and 4 are
stored in both volatile and nonvolatile cells, and their
value doesnât change when the X96010 is powered
down and powered back up. See âWriting to Control
Registersâ on page 23.
I1DS: CURRENT GENERATOR 1 DIRECTION SELECT BIT
(NON-VOLATILE)
The I1DS bit sets the polarity of Current Generator 1,
DAC1. When this bit is set to â0â (default), the Current
Generator 1 of the X96010 is configured as a Current
Source. Current Generator 1 is configured as a Cur-
rent Sink when the I1DS bit is set to â1â. See Figure 7.
10
FN8214.1
October 25, 2005
|
▷ |