English
Language : 

ISL6551 Datasheet, PDF (2/26 Pages) Intersil Corporation – ZVS Full Bridge PWM Controller
ISL6551
Ordering Information
PART
NUMBER
TEMP
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6551IB
0 to 85 28 Ld SOIC
M28.3
ISL6551IB-T
0 to 85 Tape & Reel
M28.3
ISL6551IBZ (Note) 0 to 85 28 Ld SOIC (Pb-free) M28.3
ISL6551IBZ-T
(Note)
0 to 85 Tape & Reel (Pb-free) M28.3
ISL6551IR
0 to 85 28 Ld 6x6 QFN
L28.6x6
ISL6551IR-T
0 to 85 Tape & Reel
L28.6x6
ISL6551ABZ (Note) -40 to 105 28 Ld SOIC (Pb-free) M28.3
ISL6551ABZ-T
(Note)
-40 to 105 Tape & Reel (Pb-free) M28.3
Ordering Information (Continued)
PART
NUMBER
TEMP
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6551ARZ (Note) -40 to 105 28 Ld 6x6 QFN
(Pb-free)
L28.6x6
ISL6551ARZ-T
(Note)
-40 to 105 Tape & Reel (Pb-free) L28.6x6
ISL6551EVAL1
Evaluation Platform (ISL6551IR only)
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Pinouts
28 PIN WIDE BODY (SOIC)
TOP VIEW
VSS 1
CT 2
RD 3
R_RESDLY 4
R_RA 5
ISENSE 6
PKILIM 7
BGREF 8
R_LEB 9
CS_COMP 10
CSS 11
EANI 12
EAI 13
EAO 14
28 VDD
27 VDDP1
26 VDDP2
25 PGND
24 UPPER1
23 UPPER2
22 LOWER1
21 LOWER2
20 SYNC1
19 SYNC2
18 ON/OFF
17 DCOK
16 LATSD
15 SHARE
28 PIN (QFN)
TOP VIEW
28 27 26 25 24 23 22
R_RESDLY 1
21 UPPER1
R_RA 2
20 UPPER2
ISENSE 3
19 LOWER1
PKILIM 4
18 LOWER2
BGREF 5
17 SYNC1
R_LEB 6
CS_COMP 7
16 SYNC2
15 ON/OFF
8 9 10 11 12 13 14
Functional Pin Description
PACKAGE PIN #
SOIC
QFN
1
26
2
27
3
28
4
1
5
2
6
3
7
4
8
5
PIN SYMBOL
VSS
CT
RD
R_RESDLY
R_RA
ISENSE
PKILIM
BGREF
FUNCTION
Reference ground. All control circuits are referenced to this pin.
Set the oscillator frequency, up to 1MHz.
Adjust the clock dead time from 50ns to 1000ns.
Program the resonant delay from 50ns to 500ns.
Adjust the ramp for slope compensation (from 50mV to 250mV).
The pin receives the current information via a current sense transformer or a power resistor.
Set the over current limit with the bandgap reference as the trip threshold.
Precision bandgap reference, 1.263V ±2% overall recommended operating conditions.
2
FN9066.4
July 8, 2005