English
Language : 

ISL62871 Datasheet, PDF (17/25 Pages) Intersil Corporation – PWM DC/DC Controller With VID Inputs For Portable GPU Core-Voltage Regulator
ISL62871, ISL62872
Adaptive Shoot-Through Protection
Adaptive shoot-through protection prevents a gate-driver
output from turning on until the opposite gate-driver output
has fallen below approximately 1V. The dead-time shown in
Figure 12 is extended by the additional period that the falling
gate voltage remains above the 1V threshold. The high-side
gate-driver output voltage is measured across the UGATE
and PHASE pins while the low-side gate-driver output
voltage is measured across the LGATE and PGND pins. The
power for the LGATE gate-driver is sourced directly from the
PVCC pin. The power for the UGATE gate-driver is supplied
by a boot-strap capacitor connected across the BOOT and
PHASE pins. The capacitor is charged each time the phase
node voltage falls a diode drop below PVCC such as when
the low-side MOSFET is turned on.
UGATE
1V
1V
1V
1V
LGATE
FIGURE 12. GATE DRIVER ADAPTIVE SHOOT-THROUGH
Compensation Design
Figure 13 shows the recommended Type-II compensation
circuit. The FB pin is the inverting input of the error amplifier.
The COMP signal, the output of the error amplifier, is inside the
chip and unavailable to users. CINT is a 100pF capacitor
integrated inside the IC, connecting across the FB pin and the
COMP signal. RFB, RCOMP, CCOMP and CINT form the Type-II
compensator. The frequency domain transfer function is given
by Equation 29:
GCOMP(s) = -s----⋅---R-----1F---B-+----⋅-s--C---⋅--I-(-N-R---T--F---⋅B---(--1+-----+R-----sC----O⋅---R-M----C-P---O-)---M-⋅---C-P---C--⋅--O-C----M-C----PO----M-----P-----) (EQ. 29)
CINT = 100pF
RCOMP
CCOMP
COMP
-
FB
EA
+
SREF
RFB
ROFS
VOUT
FIGURE 13. COMPENSATION REFERENCE CIRCUIT
The LC output filter has a double pole at its resonant frequency
that causes rapid phase change. The R3 modulator used in the
IC makes the LC output filter resemble a first order system in
which the closed loop stability can be achieved with the
recommended Type-II compensation network. Intersil provides
a PC-based tool that can be used to calculate compensation
network component values and help simulate the loop
frequency response.
General Application Design Guide
This design guide is intended to provide a high-level
explanation of the steps necessary to design a single-phase
power converter. It is assumed that the reader is familiar with
many of the basic skills and techniques referenced in the
following. In addition to this guide, Intersil provides complete
reference designs that include schematics, bills of materials,
and example board layouts.
Selecting the LC Output Filter
The duty cycle of an ideal buck converter is a function of the
input and the output voltage. This relationship is expressed
in Equation 30:
D
=
-V-----O---
VIN
(EQ. 30)
The output inductor peak-to-peak ripple current is expressed
in Equation 31:
IP-P = -V----O-F----S⋅---(-W--1----⋅-–--L--D-----)
(EQ. 31)
A typical step-down DC/DC converter will have an IPP of
20% to 40% of the maximum DC output load current. The
value of IP-P is selected based upon several criteria such as
MOSFET switching loss, inductor core loss, and the resistive
loss of the inductor winding. The DC copper loss of the
inductor can be estimated using Equation 32:
PCOPPER
=
IL
O
A
2
D
⋅
D
CR
(EQ. 32)
Where, ILOAD is the converter output DC current.
The copper loss can be significant so attention has to be
given to the DCR selection. Another factor to consider when
choosing the inductor is its saturation characteristics at
elevated temperature. A saturated inductor could cause
17
FN6707.0
August 14, 2008