IA82527_13 Datasheet, PDF (16/58 Pages) InnovASIC, Inc – Serial Communications Controller—CAN Protocol

IA82527
CAN Serial Communications Controller
Data Sheet
December 20, 2012
Table 3. Pin/Signal Descriptions (Continued)
Signal
ale
as
Name
ale/as
ale/as
Pin
PLCC
5
5
PQFP
43
43
Description
address latch enable. Input. Active High. Mode 0 and
Mode 1. When the IA82527 is configured to operate in
either the 8-bit multiplexed Intel architecture mode
(Mode 0) or the 16-bit multiplexed Intel architecture
mode (Mode 1), this signal latches the address into the
device during the address phase of the bus cycle.
address strobe. Input. Active High. Mode 2. When
the IA82527 is configured to operate in the 8-bit
multiplexed non-Intel architecture mode (Mode 2), this
signal latches the address into the device during the
address phase of the bus cycle.
clkout
cp
cs_n
clkout
a1/ad1/cp
cs_n
If the IA82527 is configured to operate in Mode 3 (8-bit
non-multiplexed non-Intel architecture), this pin must
be tied high.
27
21 clock out. Output (push-pull). This output provides a
programmable clock frequency. The frequency is set
via the Clockout Register (1FH) and can range from
the frequency of the xtal (crystal) input to xtal/n, where
n can be an integer value from 2 through 15. This
output allows the IA82527 to clock other devices such
as the host CPU.
For 3.3V operation the crystal or external oscillator
must run at <=12 MHz to produce clock output.
3
41 clock phase. Input. Serial Interface Mode. When this
input is a logic 0, data is sampled on the rising edge of
sclk. When this input is a logic 1, data is sampled on
the falling edge of sclk.
8
2 chip select. Input. Active Low (Modes 0–3);
Selectable Active Level (Serial Interface Mode). When
the IA82527 is configured to operate in one of the
parallel interface modes (Modes 0–3) or the Serial
Interface Mode, this input, during its active state,
selects the device allowing CPU access.
csas
a2/ad2/csas
For Serial Interface Mode operation, the active state is
selectable (i.e., either high or low) via the IA8257 csas
pin.
2
40 chip select active state. Input. Serial Interface Mode.
When this input is a logic 0, the cs_n input is
configured to function active low. When this input is a
logic 1, the cs_n input is configured to function active
high.
IA211080504-07
Page 16 of 58
http://www.innovasic.com
Customer Support:
[phone]