English
Language : 

TLE7809G Datasheet, PDF (37/52 Pages) Infineon Technologies AG – Integrated double low-side switch, high-side/LED driver, hall supply, wake-up inputs and LIN communication with embedded MCU (16kB Flash)
TLE7809G
General Product Characteristics
Table 14 Electrical Characteristics (cont’d)
VS = 13.5 V, Tj = -40 °C to +125 °C, all voltages with respect to ground, positive current flowing into pin
(unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit Conditions
Min. Typ. Max.
Reset Generator; Pin RESET
16.4.33
16.4.34
16.4.35
Reset threshold voltage
(for VCC UV condition
indication)
Reset threshold voltage
hysteresis
Reset low output voltage
VRT1
VRT2
VRT1_hys
VRT2_hys
VRESET
16.4.36 Reset high output voltage VRESET
16.4.37 Reset pull-up current
16.4.38 Reset reaction time
IRESET
tRR
4.5 4.65
3.0 3.15
20
90
20
90
–
0.2
0.7 ×
VCC
-20
4
–
-150
10
4.8 V
3.3 V
–
mV
–
mV
0.4 V
VCC + V
0.1
-500 μA
26
μs
at pin VCC, default SPI
setting
at pin VCC, SPI option
1)
IRESET = 1 mA for
VCC = VRTx;
IRESET = 200 μA for
VRTx > VCC ≥ 1 V
–
VRESET = 0 V
VCC < VRT to
RESET = “low”
16.4.39 Reset delay time
tRD1
4.0 5.0 6.0 ms default SPI setting;
after Power-On-Reset
Watchdog Generator
tRD2
0.4 0.5 0.6 ms SPI setting option
16.4.40
16.4.41
Long open window
tLW
Watchdog disable current IWDI,th
threshold
51
64
77
ms –
0.2 1
4
mA only SBC Stop Mode
Monitoring Inputs MONx
16.4.42 Wake-up/monitoring
threshold voltage
VMONth
3.7 4
16.4.43 Threshold hysteresis
VMONth,hys
20
50
16.4.44 Wake-up/monitoring filter tMON
time
10
15
4.3 V
in all SBC modes; without
serial resistor
(with RS: ΔV = IPD/PU × RS)
VS > 6.0 V (drops linearly
for VS < 6.0 V)
600 mV without serial resistor RS
(with RS: ΔV = IPD/PU × RS)
25
μs –
16.4.45 Pull-up current
IPU, MONx
-10
-5
16.4.46 Pull-down current
IPD, MONx
1
5
16.4.47 Input leakage current
ILK,I
(except MON5 due to
-2
0
alternative LED supply
ILK,I
voltage functionality)
-2
0
16.4.48 Input leakage current
ILK_MON5,I
-5
0
MON5
-1
μA
VMON_th < VMONx < 5.5 V
10
μA
1 V < VMONx < VMON_th
2
μA 0 V < VMONx < 1 V;
5.5 V < VMONx < 40 V
2
μA VMON = 40 V;VS = 0 V;
general: VMONx > VS
2
μA 0 V < VMON5 < 1 V;
5.5 V < VMON5 < VS + 0.3 V
Data Sheet
37
Rev. 3.01, 2008-04-15