TLE7809G Datasheet, PDF (26/52 Pages) Infineon Technologies AG – Integrated double low-side switch, high-side/LED driver, hall supply, wake-up inputs and LIN communication with embedded MCU (16kB Flash)

TLE7809G
Monitoring / Wake-Up Inputs MON1 … 5 and Wake-Up Event Signalling
10
Monitoring / Wake-Up Inputs MON1 … 5 and Wake-Up Event
Signalling
In addition to a wake-up from SBC Stop / Sleep Mode via the LIN bus line it is also possible to wake-up the
TLE7809G from low power mode via the monitoring/wake-up inputs. These inputs are sensitive to a transition of
the voltage level, either from high to low or vice versa. Monitoring is available in Active Mode and indicates the
voltage level of the inputs via SPI status bits.
A positive or negative voltage edge at MONx in SBC Sleep or Stop Mode results in signalling a wake-up event (via
SBC [DO] to μC [P1.4] interconnect). After a wake-up via MONx the first transmission of the SPI diagnosis word
in SBC Standby mode indicates the wake-up source. Further SPI status word transmissions show the logic level
at the monitoring input pins.
Note: Immediately before switching the TLE7809G into a SBC power saving mode the activated MONx are
initialized with the actual logic level detected at the MONx. In case a MONx is deactivated it can neither be
used as wake-up source nor can it be used to detect logic levels.
However, there should be a minimum delay of three times “CSN high time” (see Table “SPI Data Input
Timing1)” on Page 42) between activation of MONx and entering a power saving mode.
The monitoring input module consists of an input circuit with pull-up and pull-down current sources to define a
certain voltage level with open inputs and a filter function to avoid wake-up events caused by unwanted voltage
transients at the module inputs.
At a voltage level at the monitoring pins of V_{MON_th} < V_MONx < 5.5 V the pull-up current source becomes active,
while at 1 V < V_MONx < V_{MON_th} the pull-down sink is activated (see Figure 11) guaranteeing stable levels at the
monitoring/wake-up inputs. Below and above these voltage ranges the current is minimized to a leakage current
(see “Monitoring Inputs MONx” on Page 37).
Vs
MONx
+
-
t_WK
1
Figure 11 Monitoring Input Block Diagram
Data Sheet
26
Rev. 3.01, 2008-04-15