English
Language : 

HYS72T32000GR Datasheet, PDF (16/24 Pages) Infineon Technologies AG – DDR2 Registered DIMM Modules
◁
HYS72Txx0xxGR
Registered DDR2 SDRAM-Modules
5.0 Electrical Characteristics & AC Timings
5.1 AC Timing Parameter by Speed Grade (Component level data, for reference only)
Symbol
Parameter
-5
DDR2 -400
-3.7
DDR2 -533
-3
DDR2 -667 Unit
Min
Max
Min
Max
Min
Max
tAC DQ output access time from CK / CK
tDQSCK DQS output access time from CK / CK
tCH CK, CK high-level width
tCL CK, CK low-level width
tHP Clock Half Period
tCK Clock cycle time
CL = 3
CL = 4 & 5
− 600 + 600
− 500 + 500
0.45
0.55
0.45
0.55
min. (tCL, tCH)
5000
8000
5000
8000
-500
+500
−450
+450
0.45
0.55
0.45
0.55
min. (tCL, tCH)
5000
8000
3750
8000
-450
+450 ps
-400
+400 ps
0.45
0.55 tCK
0.45
0.55 tCK
min. (tCL, tCH)
5000
8000 ps
3000
8000 ps
tIS Address and control input setup time
600
-
600
-
tbd.
-
ps
tIH Address and control input hold time
600
-
600
-
tbd.
-
ps
tDS DQ and DM input setup time
400
-
350
-
300
-
ps
tDH DQ and DM input hold time
400
-
350
-
300
-
ps
tIPW Control and Addr. input pulse width (each input) 0.6
-
0.6
-
0.6
-
tCK
tDIPW DQ and DM input pulse width (each input)
0.35
-
0.35
-
0.35
-
tCK
tHZ Data-out high-impedance time from CK / CK
-
tACmax
-
tACmax
-
tACmax ps
tLZ(DQ) DQ low-impedance from CK / CK
2*tACmin tACmax 2*tACmin tACmax 2*tACmin tACmax ps
tLZ(DQS) DQS low-impedance from CK / CK
tACmin tACmax tACmin tACmax tACmin tACmax ps
tDQSQ
DQS-DQ skew
(for DQS & associated DQ signals)
-
350
-
300
-
250 ps
tQHS Data hold skew factor
-
450
-
400
-
350 ps
tQH Data Output hold time from DQS
tHP-tQHS
-
tHP-tQHS
-
tHP-tQHS
-
tDQSS Write command to 1st DQS latching transition
WL
-0.25
WL
+0.25
WL
-0.25
WL
+0.25
WL
-0.25
WL
+0.25
tCK
tDQSL,H DQS input low (high) pulse width (write cycle)
0.35
-
0.35
-
0.35
-
tCK
tDSS
DQS falling edge to CLK setup time
(write cycle)
0.2
-
0.2
-
0.2
-
tCK
tDSH
DQS falling edge hold time from CLK
(write cycle)
0.2
-
0.2
-
0.2
-
tCK
tMRD Mode register set command cycle time
tWPRE Write preamble
tWPST Write postamble
tRPRE Read preamble
tRPST Read postamble
tRAS Active to Precharge command
tRC Active to Active/Auto-refresh command period
tRFC
Auto-refresh to Active/Auto-refresh command
period
2
0.25
0.40
0.9
0.40
45
60
75
-
-
0.60
1.1
0.60
70000
-
-
2
0.25
0.40
0.9
0.40
45
60
75
-
-
0.60
1.1
0.60
70000
-
-
2
0.35
0.40
0.9
0.40
45
57
75
-
tCK
-
tCK
0.60 tCK
1.1
tCK
0.60 tCK
70000 ns
-
ns
-
ns
INFINEON Technologies
16
2.04
 ▷