1EDI30J12CP Datasheet, PDF (11/28 Pages) Infineon Technologies AG – 1EDI EiceDRIVER™ Enhanced

HV supply
VCC1
-25V AUX
Start up auxiliary supply
V VCC1on
EiceDRIVER™ Enhanced
1EDI30J12CP
Functional Description
VVC C 1 o ff
IN
EN
Output signals referenced to VCC2
VEE2
VVJFET _pinch_off
VREG
MDrv
V VREGon
VVR EGo ff
JFDrv
tPD ON
tPD OFF
Figure 5
tPD ON _ EN
tPDOFF _EN
Principle start up with the auxiliary supplies not present when voltage is applied over the
switch (Signal names are chosen equivalent to the pin names of the driver)
3.2.4 Bootstrap supply mode and start up
In bootstrap supply mode, the capacitors at VEE2 and VREG are charged to the pinch off voltage of the JFET as
described in Chapter 3.2.3 (Infineon CoolSiC^TM JFET family has the lowest gate threshold voltage at -12 V). When
the BSEN pin is connected to VCC2 the bootstrap supply mode is active. In this case a lower UVLO threshold is
used and the driver is active at approximately -9.0 V.
After passing this lower UVLO threshold the driver is ready to receive IN signals from the input stage. This input
signal is transferred to a switching logic which turns on the p-channel MOSFET. After the V_MDrv has passed the
MOSFET gate turn on threshold the JFET is turned on. The voltage drop across the MOSFET and JFET channel
is nearly zero. The potential of VCC2 is identical to JFET drain voltage. A negative supply related to the JFET drain
(positive potential of DC-link capacitor, half bridge supply) can charge the input capacitor C_VEE2 through a high
voltage bootstrap diode. An example of a high-side bootstrap supply can be seen in Figure 6.
If the input stage is sending a low to the driving stage, first the JFET is turned off. After the JFDrv has passed the
off threshold the MOSFET is turned off.
The propagation delay in bootstrap mode is therefore enlarged by the MOSFET gate charging time. After VREG
has passed the higher normal UVLO level, the MOSFET is permanently kept on and the delay changes to the fast
Preliminary Datasheet
10
Rev. 1.3, 2014-11-12