English
Language : 

ICS9248-199 Datasheet, PDF (4/21 Pages) Integrated Circuit Systems – Frequency Generator for SIS 735/740 with AMD K7 Processor
ICS9248-199
Serial Configuration Command Bitmap
Bytes 0-3: Are reserved for external clock buffer.
Byte4: Functionality and Frequency Select Register (default = 0)
Bit
Bit 2
Bit 7:4
Bit 3
Bit 1
Bit 0
Description
Bit 2 Bit 7 Bit 6 Bit 5 Bit 4
FS4 FS3 FS2 FS1 FS0
CPU
SDRAM
PCI
AGP
SEL = 0
0 0 0 0 0 66.66 66.66 33.33 66.66
000 0
1 100.00 100.00 33.33 66.66
0 0 0 1 0 166.66 166.66 33.33 66.66
000
1
1 133.33 133.33 33.33 66.66
0 0 1 0 0 66.66 100.00 33.33 66.66
00 10
1 100.00 66.66 33.33 66.66
0 0 1 1 0 100.00 133.33 33.33 66.66
00
1
1
1 133.33 100.00 33.33 66.66
0 1 0 0 0 112.00 112.00 33.60 67.20
0 10 0
1 124.00 124.00 31.00 62.00
0 1 0 1 0 138.00 138.00 34.50 69.00
0
10
1
1 150.00 150.00 30.00 60.00
0 1 1 0 0 100.00 166.66 31.25 62.50
0 110
1 133.33 166.66 33.33 66.66
0 1 1 1 0 150.00 100.00 30.00 60.00
0
11
1
1 160.00 120.00 30.00 60.00
1 0 0 0 0 90.00 90.00 30.00 60.00
10 0 0
1 100.90 100.90 33.63 67.27
1 0 0 1 0 103.00 103.00 34.33 68.67
10 0
1
1 133.90 133.90 33.48 68.67
1 0 1 0 0 137.33 103.00 34.33 66.95
10 1 0
1 137.33 137.33 34.33 68.67
1 0 1 1 0 100.90 133.90 33.48 66.95
10
1
1
1 133.90 100.90 33.48 66.95
1 1 0 0 0 107.00 107.00 35.66 71.33
1 10 0
1 107.00 142.66 35.66 71.33
1 1 0 1 0 142.66 142.66 35.66 71.33
1 10
1
1 110.00 110.00 36.66 73.33
1 1 1 0 0 110.00 146.66 36.66 73.33
1110
1 146.66 146.66 36.66 73.33
1 1 1 1 0 166.70 125.00 31.25 66.68
111
1
1 200.00 200.00 33.33 66.66
0 - Frequency is selected by hardware select, Latched Inputs
1 - Frequency is selected by Bit , 2 7:4
0 - Normal
1 - Spread Spectrum Enabled
0 - Running
1- Tristate all outputs
AGP
SEL = 1
50.00
50.00
55.60
50.00
50.00
50.00
50.00
50.00
56.00
46.50
46.00
50.00
50.00
55.30
50.00
48.00
45.00
50.45
51.50
51.56
51.45
50.21
50.21
50.21
53.50
53.50
53.50
55.00
55.00
55.00
55.57
50.00
Spread Precentage
0 to -0.5% Down Spread
0 to -0.5% Down Spread
+/- 0.25% Center Spread
0 to -0.5% Down Spread
0 to -0.5% Down Spread
0 to -0.5% Down Spread
0 to -0.5% Down Spread
0 to -0.5% Down Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
0 to -0.5% Down Spread
0 to -0.5% Down Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
Note1:
Default at power-up will be for latched logic inputs to define frequency, as defined by Bit 3.
Note: PWD = Power-Up Default
PWD
00000
Note1
0
1
0
I2C is a trademark of Philips Corporation
0376E—12/23/02
4