English
Language : 

IC-HTP Datasheet, PDF (21/51 Pages) IC-Haus GmbH – DUAL CW P-TYPE LASER DIODE DRIVER
iC-HTP
DUAL CW P-TYPE
LASER
DIODE
DRIVER
preliminary
Rev B1, Page 21/51
Register Address Bits Default Description
INITRAM 0x00
0 R/O RAM initialized.
PDOVDD 0x00
1 R/O Power down event at VDD
MEMERR 0x00
2 R/O RAM memory validation error
OVT
0x00
3 R/O Overtemperature event
OVC2
0x00
4 R/O Overcurrent at channel 2
OVC1
0x00
5 R/O Overcurrent at channel 1
OSCERR 0x00
6 R/O Oscillator error (watchdog set)
CFGTIMO 0x00
7 R/O Configuration mode timeout event
MAPC1
0x01
0 R/O Channel 1 current state
MONC1
0x01
1 R/O Monitor channel 1 enabled at least once (latched)
LDASAT1 0x01
2 R/O Channel 1 LDA saturation event
PDOVBL1 0x01
3 R/O Power down event at VBL1 or VBL1 not equal to VBL2 in merge mode
MAPC2
0x01
4 R/O Channel 2 current state
MONC2
0x01
5 R/O Monitor channel 2 enabled at least once (latched)
LDASAT2 0x01
6 R/O Channel 2 LDA saturation event
PDOVBL2 0x01
7 R/O Power down event at VBL2 or Power down in any of VBL1 or VBL2 in merge mode
Table 46: Status registers overview
In order to enable the channels, the error events must
be acknowledged. Acknowledging an error is accom-
plished by reading the STATUS register. After a pow-
er-on PDOVDD, PDOVBL1, PDOVBL2 and INITRAM
errors will be set, therefore it is required to read STA-
TUS0 and STATUS1 registers after each power-on.
Exiting standby mode will not reset the RAM but will
set the PDOVDD status bit. Therefore STATUS0 must
be read once after each standby to re-enable the laser
channels.
In case of an overcurrent (OVC) or an overtemperature
(OVT) event, laser channels are disabled.
A memory error event and a configuration timeout er-
ror event will also disable the laser channels. More
information about the memory error on page 38. The
conditions to enable each laser channel are shown in
figure 9.
Pin
EC2
DISC2
(Addr. 0x15 )
EMCOPEN
INSOPEN
1
&
(Addr. 0x01)
STATUS1
0
1
2
3 PDOVBL1
4
5
6
7 PDOVBL2
(Addr. 0x00)
STATUS0
0 INITRAM
1 PDOVDD
2 MEMERR
3
OVT
4 OVC2
5 OVC1
6
7 CFGTIMO
DISC1
(Addr. 0x10 )
EC1
Pin
1
1
1
&
Figure 9: Laser control logic in MCU mode
MAPC2
MAPC1