RFM31 Datasheet, PDF (108/137 Pages) –

RFM31
The total settling time (cold start) of the PLL after the calibration can be calculated as TCS = TS + TO.
Register 53h. PLL Tune Time
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Name
pllts[4:0]
pllt0
Type
R/w
R/w
Reset value = 01010010
Bit
Name
7:3
pllts[4:0]
2:0
pllt0
Function
PLL Soft Settling Time (TS).
This register will set the settling time for the PLL from a previous locked
frequency in Tune mode. The value is configurable between 0 μs and 310 μs,
in 10 μs intervals. The default plltime corresponds to 100 μs. See formula
above.
PLL Settling Time (TO).
This register will set the time allowed for PLL settling after the calibrations are
completed. The value is configurable between 0 μs and 70 μs, in 10 μs steps.
The default pllt0 corresponds to 20 μs. See formula above.
Register 54h. PA Boost
Bit
D7
D6
D5
D4
D3
Name
Reserved[7:6]
inv_pre_th
Type
R/w
R/w
D2
D1
D0
ldo_pa_boost pa_vbias_boost
R/w
R/w
Reset value = 01010100
Bit
Name
Function
7:6
Reserved[7:6] Reserved.
5:2
inv_pre_th[5:2] Invalid Preamble Threshold.
1
ldo_pa_boost LDO PA Boost.
0
pa_vbias_boost PA VBIAS Boost.
Invalid preamble will be evaluated during this period: (invalid_preamble_Threshold x 4) x Bit Rate period.
108
Tel: [phone] Fax: [phone] E-mail: [e-mail] http://www.hoperf.com