MB84VD23280EA Datasheet, PDF (25/45 Pages) Fujitsu Component Limited. – 64M (x8/x16) FLASH MEMORY & 8M (x8/x16) STATIC RAM

MB84VD23280EA-90/MB84VD23280EE-90
• Write Cycle (WE control) (Flash)
Address
3rd Bus Cycle
555h
PA
tWC
tAS
tAH
CEf
OE
WE
DQ
tCS
tCH
tGHWL
tWP tWPH
tDS
A0h
tDH
PD
Data Polling
PA
tWHWH1
DQ7 DOUT
tRC
tCEf
tOE
tOH
DOUT
Notes: 1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. DQ7 is the output of the complement of the data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles out of four bus cycle sequence.
6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)
25