DS_FT313H Datasheet, PDF(62/64 Page) Future Technology Devices International Ltd. – The FT313H is a Hi-Speed Universal Serial Bus (USB) Host Controller compatible with Universal Serial Bus Specification Rev 2.0 and supports data transfer speeds of up to 480M bit/s.

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

DS_FT313H Datasheet, PDF (62/64 Pages) Future Technology Devices International Ltd. – The FT313H is a Hi-Speed Universal Serial Bus (USB) Host Controller compatible with Universal Serial Bus Specification Rev 2.0 and supports data transfer speeds of up to 480M bit/s.

◁

Appendix A â References

Useful Application Notes

Document No.: FT_000589

FT313H USB2.0 HS Host Controller Datasheet Version 1.1

Clearance No.: FTDI# 318

Appendix B - List of Figures and Tables

List of Figures

Figure 2-1 FT313H Block Diagram................................................................................................... 3

Figure 3-1 Pin Configuration QFN64 (top-down view) ........................................................................ 7

Figure 3-2 Pin Configuration LQFP64 (top-down view) ....................................................................... 8

Figure 3-3 Pin Configuration TQFP64 (top-down view) ....................................................................... 9

Figure 6-1 Read in SRAM mode .................................................................................................... 47

Figure 6-2 Write in SRAM mode .................................................................................................... 47

Figure 6-3 Read in NOR mode ...................................................................................................... 49

Figure 6-5 Read in General Multiplex mode .................................................................................... 51

Figure 6-6 Write in General Multiplex mode.................................................................................... 51

Figure 7-1 FT313H Chip Schematic ............................................................................................... 54

Figure 8-1 QFN-64 Package Dimensions ........................................................................................ 57

Figure 8-3 TQFP-64 Package Dimensions ....................................................................................... 59

Figure 8-4 FT313H Solder Reflow Profile ........................................................................................ 60

List of Tables

Table 3-1 FT313H pin description.................................................................................................. 13

Table 4-1 Bus Configuration modes............................................................................................... 15

Table 4-2 Pin information of the bus interface ................................................................................ 15

Table 4-5 power management configuration................................................................................... 18

Table 4-6 BCD mode configuration ................................................................................................ 19

Table 5-1 Overview of host controller specific registers.................................................................... 21

Table 5-2 Capability register ........................................................................................................ 21

Table 5-3 Structural parameter register......................................................................................... 21

Table 5-4 Capability parameter register ......................................................................................... 22

Table 5-5 USB command register.................................................................................................. 24

Table 5-6 USB status register....................................................................................................... 25

Table 5-8 Frame index register..................................................................................................... 26

Table 5-9 Periodic frame list base address register.......................................................................... 26

Table 5-10 Current asynchronous list address register..................................................................... 26

Table 5-11 Port status and control register .................................................................................... 29

Table 5-12 EOF time and asynchronous schedule sleep timer register ............................................... 30

Table 5-14 HW mode register....................................................................................................... 31

Table 5-15 Edge interrupt control register...................................................................................... 31

Table 5-16 SW reset register........................................................................................................ 32

Table 5-17 Memory address register ............................................................................................. 33

Table 5-18 Data port register ....................................................................................................... 33

▷