|
K20P120M100SF2 Datasheet, PDF (53/66 Pages) Freescale Semiconductor, Inc – K20 Data Sheet | |||
|
◁ |
Peripheral operating requirements and behaviors
DSPI_PCSn
DSPI_SCK
(CPOL=0)
DSPI_SIN
DSPI_SOUT
DS3
DS2
DS1
DS4
DS7
DS8
First data
DS5
First data
Data
Last data
DS6
Data
Last data
Num
DS9
DS10
DS11
DS12
DS13
DS14
DS15
DS16
Figure 19. DSPI classic SPI timing â master mode
Table 41. Slave mode DSPI timing (limited voltage range)
Description
Operating voltage
Frequency of operation
DSPI_SCK input cycle time
DSPI_SCK input high/low time
DSPI_SCK to DSPI_SOUT valid
DSPI_SCK to DSPI_SOUT invalid
DSPI_SIN to DSPI_SCK input setup
DSPI_SCK to DSPI_SIN input hold
DSPI_SS active to DSPI_SOUT driven
DSPI_SS inactive to DSPI_SOUT not driven
Min.
2.7
4 x tBUS
(tSCK/2) â 2
â
0
2
7
â
â
Max.
3.6
12.5
â
(tSCK/2) + 2
10
â
â
â
14
14
Unit
V
MHz
ns
ns
ns
ns
ns
ns
ns
ns
DSPI_SS
DSPI_SCK
(CPOL=0)
DSPI_SOUT
DSPI_SIN
DS10
DS15
DS13
First data
DS14
First data
DS12
Data
Data
DS9
DS11
Last data
DS16
Last data
Figure 20. DSPI classic SPI timing â slave mode
K20 Data Sheet Data Sheet, Rev. 6.1, 08/2012.
Freescale Semiconductor, Inc.
53
|
▷ |