|
MC68HC908QY4CDW Datasheet, PDF (5/184 Pages) Freescale Semiconductor, Inc – Microcontrollers | |||
|
◁ |
Revision History (Sheet 2 of 3)
Date
August,
2003
October,
2003
January,
2004
Revision
Level
1.0
2.0
3.0
Description
Reformatted to meet latest M68HC08 documentation standards
Figure 1-1. Block Diagram â Diagram redrawn to include keyboard interrupt
module and TCLK pin designator.
Figure 1-2. MCU Pin Assignments â Added TCLK pin designator.
Table 1-2. Pin Functions â Added TCLK pin description.
Table 1-3. Function Priority in Shared Pins â Revised table for clarity and to
add TCLK.
Figure 2-1. Memory Map â Corrected names for the IRQ status and control
register (INTSCR) bits 3â0.
3.7.3 ADC Input Clock Register â Clarified bit description for the ADC clock
prescaler bits.
4.3 Functional Description â Updated periodic wakeup request values.
Figure 6-1. COP Block Diagram â Reworked for clarity
Chapter 8 External Interrupt (IRQ) â Corrected bit names for MODE, IRQF,
ACK, and IMASK
Chapter 14 Timer Interface Module (TIM) â Added TCLK function.
15.3 Monitor Module (MON) â Updated with additional data.
Chapter 16 Electrical Specifications â Updated with additional data.
Figure 2-2. Control, Status, and Data Registers â Deleted unimplemented
areas from $FFB0â$FFBD and $FFC2â$FFCF as they are actually available.
Also corrected $FFBF designation from unimplemented to reserved.
Figure 6-1. COP Block Diagram â Reworked for clarity
6.3.2 STOP Instruction â Added subsection
13.4.2 Active Resets from Internal Sources â Reworked notes for clarity.
Table 13-2. Reset Recovery Timing â Replaced previous table with new
information.
Chapter 14 Timer Interface Module (TIM) â Updated with additional data.
Figure 15-3. Break I/O Register Summary â Corrected bit designators for the
BRKAR register
15.3 Monitor Module (MON) â Clarified seventh bullet.
Table 17-1. MC Order Numbers â Corrected temperature and package
designators.
Figure 2-2. Control, Status, and Data Registers â Corrected reset state for the
FLASH Block Protect Register at address location $FFBE and the Internal
Oscillator Trim Value at $FFC0.
Figure 2-5. FLASH Block Protect Register (FLBPR) â Restated reset state for
clarity.
Page
Number(s)
N/A
20
21
22
23
26
47
51
59
77â79
131â139
147
169â173
27
59
60
111
112
131
143
147
175
32
38
MC68HC908QY/QT Family Data Sheet, Rev. 6
Freescale Semiconductor
5
|
▷ |