33813 Datasheet, PDF (48/54 Pages) Freescale Semiconductor, Inc – One Cylinder Small Engine Control IC

6 Typical Applications
6.0.1 Output OFF Open Load Fault
An output OFF open load fault is the detection and reporting of an open load when the corresponding output is disabled (input
bit programmed to a logic low state). The output OFF open load fault is detected by comparing the drain-to-source voltage of the
specific MOSFET output to an internally generated reference. Each output has one dedicated comparator for this purpose.
Each output has an internal pull-down current source or resistor. The pull-down current sources are enabled on power-up and
must be enabled for open load detect to function. In cases were the open load detect current is disabled, the status bit will always
respond with logic 0. The device will only shut down the pull-down current in Sleep mode or when disabled via the SPI.
During output switching, especially with capacitive loads, a false output OFF open load fault may be triggered. To prevent this
false fault from being reported, an internal fault filter of 100 to 450 µs is incorporated. The duration for which a false fault may be
reported is a function of the load impedance, R_DS(ON), C_OUT of the MOSFET, as well as the supply voltage, V_PWR. The rising
edge of CSB triggers the built-in fault delay timer. The timer must time out before the fault comparator is enabled to detect a
faulted threshold. Once the condition causing the open load fault is removed, the device resumes normal operation. The open
load fault, however, will be latched in the output SO response register for the MCU to read.
6.0.2 Low Voltage Operation
Low voltage condition (6.5 V< VPWR <9.0 V) will operate per the command word, however parameter tables may be out of
specification and status reported on SO pin is not guaranteed.
6.0.3 Low Side Injector Driver Voltage Clamp
Each Injector output of the 33813 incorporates an internal voltage clamp to provide fast turn-OFF and transient protection. Each
clamp independently limits the drain-to-source voltage to V_CL. The total energy clamped (E_J) can be calculated by multiplying the
current area under the current curve (I_A) times the clamp voltage (V_CL) (see Figure 19).
Characterization of the output clamps, using a repetitive pulse method at 1.0 A, indicates the maximum energy to be 100 mJ at
125 C junction temperature per output
.
DVoralti^DV_an^ro_g-^atl_eto^ian-g₍^-S^t_Veoo_C^-(SuV_L^or_C=c^u_Le^r₅^c=C^e₀45ClV5a_0lm^a₎Vm))p^p
DDraraininVVooltlataggee
D(D(I_DIrD^{raa=i=nin00C.C3.u3urArAre)e)nntt}
C(ElC(a_{JEmla=J mpI=A}EpIx_AnEeVxnr_{CeVgLryCg)Ly)}
DDrraain-ttoo--SSoouurcreceOON N
V^Vo^ol^lt^ta^agg^ee ⁽(^VV^D_D^S_S^(O_(O^N)_N⁾ ₎)
GGNNDD
Curren t
Area (I_A )
Figure 19. Output Voltage Clamping
TTimimee
6.0.4 Reverse Battery Protection
The 33813 device requires external reverse battery protection on the VPWR pin.
All outputs consist of a power MOSFET with an integral substrate diode. During a reverse battery condition, current will flow
through the load via the substrate diode. Under this condition load devices will turn on. If load reverse battery protection is
desired, a diode must be placed in series with the load.
Analog Integrated Circuit Device Data
Freescale Semiconductor
33813
48