XR16V2752_07 Datasheet, PDF (7/51 Pages) Exar Corporation – HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

XR16V2752
REV. 1.0.1
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
2.0 FUNCTIONAL DESCRIPTIONS
2.1 CPU Interface
The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and
write transactions. The V2752 data interface supports the Intel compatible types of CPUs and it is compatible
to the industry standard 16C550 UART. No clock (oscillator nor external clock) is required to operate a data
bus transaction. Each bus cycle is asynchronous using CS#, IOR# and IOW# signals. Both UART channels
share the same data bus for host operations. The data bus interconnections are shown in Figure 3
FIGURE 3. XR16L2750 DATA BUS INTERCONNECTIONS
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
A2
IO R #
IO W #
UART_CS#
UART_CHSEL
U AR T_IN TA
U AR T_IN TB
TXRDYA#
(R X R D Y A # )
TXRDYB#
(R X R D Y B # )
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
A2
IO R #
IO W #
VCC
TXA
RXA
DTRA#
UART
Channel A
RTSA#
CTSA#
DSRA#
CDA#
R IA#
(O P2A#)
(BAUDO UTA#)
CS#
CHSEL
IN TA
IN TB
UART
Channel B
TXB
RXB
DTRB#
RTSB#
CTSB#
TXRDYA#
(R X R D Y A # )
TXRDYB#
(R X R D Y B # )
DSRB#
CDB#
R IB#
(O P2B#)
(BAUDO UTB#)
VCC
Serial Interface of
RS-232, RS-485
Serial Interface of
RS-232, RS-485
UART_RESET
RESET
GND
2 7 5 0 in t
P ins in parentheses becom e available through the M F # pin. M F # A /B becom es R X R D Y # A /B when AF R [2:1] = '10'. M F # A/B becom es O P 2# A /B
when A F R [2:1] = '00'. M F # A /B becom es B A U D O U T # A /B when AF R [1:0] = '01'.
2.2 5-Volt Tolerant Inputs
The V2752 can accept up to 5V inputs even when operating at 3.3V or 2.5V. But note that if the V2752 is
operating at 2.5V, its V_OH may not be high enough to meet the requirements of the V_IH of a CPU or a serial
transceiver that is operating at 5V. Caution: XTAL1 is not 5 volt tolerant.
2.3 Device Reset
The RESET input resets the internal registers and the serial interface outputs in both channels to their default
state (see Table 16). An active high pulse of longer than 40 ns duration will be required to activate the reset
function in the device.
2.4 Device Identification and Revision
The XR16V2752 provides a Device Identification code and a Device Revision code to distinguish the part from
other devices and revisions. To read the identification code from the part, it is required to set the baud rate
generator registers DLL and DLM both to 0x00 (DLD = 0xXX). Now reading the content of the DLM will provide
0x0A for the XR16V2752 and reading the content of DLL will provide the revision of the part; for example, a
reading of 0x01 means revision A.
2.5 Channel A and B Selection
The UART provides the user with the capability to bi-directionally transfer information between an external
CPU and an external serial communication device. A logic 0 on chip select pin (CS#) allows the user to select
the UART and then using the channel select (CHSEL) pin, the user can select channel A or B to configure,
send transmit data and/or unload receive data to/from the UART. Individual channel select functions are shown
in Table 1.
7