English
Language : 

XR16L651 Datasheet, PDF (6/56 Pages) Exar Corporation – 2.25V TO 5.5V UART WITH 32-BYTE FIFO
XR16L651
2.25V TO 5.5V UART WITH 32-BYTE FIFO
áç
REV. 1.3.0
NAME
XTAL1
XTAL2
RCLK
BAUDOUT#
PCMODE#
DDIS#
ENIR
RESET
(RESET#)
IM#
OP1#
OP2#
VCC
GND
NC
PIN #
14
15
5
12
36
22
13
35
37
34
31
43
18
1,25
TYPE
DESCRIPTION
I Crystal or external clock input. Caution: this input is not 5V tolerant.
O Crystal or buffered clock output
I Receiver Clock
This input is used as external 16X clock input to the receiver section. Connect
the BAUDOUT# pin to this input externally.
O Baud Rate Generator Output (active low)
This pin provides the 16X clock of the selected data rate from the baud rate
generator. The RCLK pin must be connected externally to BAUDOUT# when
the receiver is operating at the same data rate.
When the PC mode is selected, the baud rate generator clock output is inter-
nally connected to the RCLK input. This pin then functions as the LPT-1
printer port decode logic output, see Table 3.
I PC Mode Select (active low)
When this input is at logic 0, it enables the on-board chip select decode func-
tion according to PC ISA bus COM[4:1] and IRQ[4:3] port definitions. See
Table 3 for details. This pin has an internal 100kΩ pull-up resistor.
O Drive Disable Output
This pin goes to a logic 0 whenever the host CPU is reading data from the
651. It can control the direction of a data bus transceiver between the CPU
and 651 or other logic functions.
I Enable Infrared Mode (active high)
This pin can be used to start up the UART in wireless infrared mode. This
input is sampled when the reset input signal (RESET or RESET#) is de-
asserted. The TX output would idle at logic 0 instead of normal logic 1. The
software infrared enable bit (MCR bit-6) will have full enable/disable control
after the power up.
I Reset Input
A 40 ns minimum active pulse on this pin will reset the internal registers and
all outputs. The UART transmitter output will be held at logic 1 (if ENIR pin is
at a logic 0), the receiver input will be ignored and outputs are reset. See
UART Reset Conditions in Table 13. When IM# pin is at a logic 0, Intel bus
mode, reset input is active high. When IM# pin is at a logic 1, Motorola bus
mode, reset input is active low.
I Intel or Motorola data bus interface select
A logic 0 selects Intel bus interface and a logic 1 selects Motorola interface.
This input affects the functionality of IOR#, IOW#, CS# and INT pins.
O Output Port 1
General purpose output.
O Output Port 2
General purpose output.
Pwr 2.25V to 5.5V supply voltage
All inputs, except XTAL1, are 5V tolerant.
Pwr Power supply common ground.
- No Connect
Pin type: I=Input, O=Output, IO= Input/output, OD=Output Open Drain.
6