XR16M752_09 Datasheet, PDF (39/54 Pages) Exar Corporation – HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

REV. 1.1.1
XR16M752/XR68M752
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
TABLE 16: UART RESET CONDITIONS FOR CHANNEL A AND B
REGISTERS
RESET STATE
DLM, DLL
DLM = 0x00 and DLL = 0x01. Only resets to these values during a power up.
They do not reset when the Reset Pin is asserted.
DLD
Bits 7-0 = 0x00
RHR
Bits 7-0 = 0xXX
THR
Bits 7-0 = 0xXX
IER
Bits 7-0 = 0x00
FCR
Bits 7-0 = 0x00
ISR
Bits 7-0 = 0x01
LCR
MCR
Bits 7-0 = 0x1D
Bits 7-0 = 0x00
LSR
Bits 7-0 = 0x60
MSR
Bits 3-0 = Logic 0
Bits 7-4 = Logic levels of the inputs inverted
SPR
Bits 7-0 = 0xFF. Only resets to these values during a power up. They do not
reset when the Reset Pin is asserted.
TCR
Bits 7-0 = 0x0F
TLR
FIFO Rdy
Bits 7-0 = 0x00
Bits 7-0 = 0x03
EFR
Bits 7-0 = 0x00
XON1
Bits 7-0 = 0x00. Only resets to these values during a power up. They do not
reset when the Reset Pin is asserted.
XON2
Bits 7-0 = 0x00. Only resets to these values during a power up. They do not
reset when the Reset Pin is asserted.
XOFF1
Bits 7-0 = 0x00. Only resets to these values during a power up. They do not
reset when the Reset Pin is asserted.
XOFF2
Bits 7-0 = 0x00. Only resets to these values during a power up. They do not
reset when the Reset Pin is asserted.
I/O SIGNALS
RESET STATE
TX
HIGH
OP2#
HIGH
RTS#
HIGH
DTR#
RXRDY#
HIGH
HIGH
TXRDY#
LOW
INT
Three-State Condition
39