XRT79L74 Datasheet, PDF (12/70 Pages) Exar Corporation – 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC

XRT79L74
REV. P1.0.0
PRELIMINARY
4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PIN #
G2
D23
H5
D26
R2
U2
M24
P26
NAME
TxOHFrame1/
TxHDLCClk1
TxOHFrame2/
TxHDLCClk2
TxOHFrame3/
TxHDLCClk3
TxOHFrame4/
TxHDLCClk4
TxOHEnable1/
TxHDLCDat1_7
TxOHEnable2/
TxHDLCDat1_2
TxOHEnable3/
TxHDLCDat1_3
TxOHEnable4/
TxHDLCDat1_4
TYPE
DESCRIPTION
O Transmit Overhead Framing Pulse/Transmit HDLC Controller Clock Output
pin:
O ^{The function of these output pins depend upon whether or not the XRT79L74}
has been configured to operate in the High-Speed HDLC Controller Mode.
O ^{Non-High-Speed HDLC Controller Mode - TxOHFrame:}
These output pins pulse high for one TxOHClk period coincident with the instant
O
the Transmit Overhead Data Input Interface would be accepting the first over-
head bit within an outbound DS3 or E3 frame.
High Speed HDLC Controller Mode - TxHDLCClk:
This output pin functions as the "demand" clock output signal for the "Transmit
HDLC Controller" byte-wide input interface. This clock signal is ultimately
derived from either the TxInClk clock signal (for Local-Timing Applications) or the
RxOutClk clock signal (for Loop-Timing Applications). Hence, the frequency of
this clock signal is nominally one-eight of that of the TxInClk or the RxOutClk sig-
nals.
The Transmit HDLC Controller block will sample the contents of the Transmit
HDLC Controller byte-wide input interface, upon the rising edge of these clock
output signals. Therefore, the local terminal equipment should be designed to
output data onto the TxHDLCDatn_[7:0] bus upon the falling edge of these clock
output signals.
I/O Transmit Overhead Enable Output indicator/Transmit HDLC Controller Data
Bit 7 Input:
I/O ^{The function of these input pins depend upon whether or not the XRT79L74 is}
configured to operate in the High Speed HDLC Controller Mode.
I/O ^{Non-High Speed HDLC Controller Mode - TxOHEnable:}
The XRT79L74 will assert these output pins, for one TxInClk period, just prior to
I/O
the instant that the Transmit Overhead Data Input Interface will be sampling and
processing an overhead bit.
If the local terminal equipment intends to insert its own value for an overhead bit,
into the outbound DS3 or E3 data stream, then it is expected to sample the state
of these signals, upon the falling edge of TxInClk. Upon sampling the TxOHEn-
able signal "High", the local terminal equipment should;
(1) place the desired value of the overhead bit onto the TxOH input pin and
(2) assert the TxOHIns input pin.
The Transmit Overhead Data Input Interface block will sample and latch the data
on the TxOH signal, upon the rising edge of the very next TxInClk input signal.
High-Speed HDLC Controller Mode - TxHDLCDat_7:
If the XRT79L74 is configured to operate in the High-Speed HDLC Controller
mode, then the local terminal equipment will be provided with a byte-wide Trans-
mit HDLC Controller byte-wide input interface. These input pins will function as
Bit 7 (the MSB) within this byte wide interface.
Data, residing on the Transmit HDLC Controller byte wide input interface, will be
sampled upon the rising edge of the TxHDLCClk output signals.
10