English
Language : 

M052LDN Datasheet, PDF (9/86 Pages) List of Unclassifed Manufacturers – 32-bit Microcontroller
M051 DN/DE
 Multiple clock sources
 Supports wake-up from Power-down or Sleep mode
 Interrupt or reset selectable on watchdog time-out
 Time-out reset delay period time can be selected
 WWDT (Window Watchdog Timer)
 6-bit down counter with 11-bit pre-scale for wide range window selected
 PWM
 Up to four built-in 16-bit PWM generators, providing eight PWM outputs or four
complementary paired PWM outputs
 Individual clock source, clock divider, 8-bit pre-scalar and dead-zone generator for
each PWM generator
 PWM interrupt synchronized to PWM period
 16-bit digital Capture timers with rising/falling capture inputs
 Supports capture interrupt
 Internal 10 kHz to PWM clock source
 Polar inverse function
 Center-aligned type function
 Timer duty interrupt enable function
 Two kinds of PWM interrupt period/duty type selection
 Period/duty trigger ADC function
 PWM Timer synchronous start function
 UART
 Up to two sets of UART devices
 Programmable baud-rate generator
 Buffered receiver and transmitter, each with 15 bytes FIFO
 Optional flow control function (CTS and RTS)
 Supports IrDA(SIR) function
 Supports RS485 function
 Supports LIN function
 SPI
 Up to two sets of SPI devices
 Supports Master/Slave mode
 Full-duplex synchronous serial data transfer
 Provides 3 wire function
 Variable length of transfer data from 1 to 32 bits
 MSB or LSB first data transfer
 Rx latching data can be either at rising edge or at falling edge of serial clock
 Tx sending data can be either at rising edge or at falling edge of serial clock
 Supports Byte Suspend mode in 32-bit transmission
 PLL clock source
 4-level depth FIFO buffer for better performance and flexibility in SPI Burst Transfer
mode
Oct. 05, 2015
Page 9 of 86
Rev 1.03