CH7004C Datasheet, PDF (12/51 Pages) List of Unclassifed Manufacturers – Digital PC to TV Encoder with Macrovision

CHRONTEL
CH7004C
Digital Video Interface (continued)
Table 9. YCrCb Multiplexed Mode with Embedded Syncs
IDF#
Format
9
YCrCb 8-bit
Pixel#
P0a
P0b
P1a
P1b
P2a
Bus Data
D[7]
FF
00
00
S[7]
Cb2[7]
D[6]
FF
00
00
S[6]
Cb2[6]
D[5]
FF
00
00
S[5]
Cb2[5]
D[4]
FF
00
00
S[4]
Cb2[4]
D[3]
FF
00
00
S[3]
Cb2[3]
D[2]
FF
00
00
S[2]
Cb2[2]
D[1]
FF
00
00
S[1]
Cb2[1]
D[0]
FF
00
00
S[0]
Cb2[0]
P2b
Y2[7]
Y2[6]
Y2[5]
Y2[4]
Y2[3]
Y2[2]
Y2[1]
Y2[0]
P3a
Cr2[7]
Cr2[6]
Cr2[5]
Cr2[4]
Cr2[3]
Cr2[2]
Cr2[1]
Cr2[0]
P3b
Y3[7]
Y3[6]
Y3[5]
Y3[4]
Y3[3]
Y3[2]
Y3[1]
Y3[0]
In this mode the S[7.0} contains the following data:
S[6] =
S[5] =
S[4] =
F
=
V
=
H
=
1 during field 2, 0 during field 1
1 during field blanking, 0 elsewhere
1 during EAV (the synchronization reference at the end of active video)
0 during SAV (the synchronization reference at the start of active video)
Bits S[7] and S[3-0] are ignored.
HSYNC
t_HSW
t_HD
POut/
XCLK
Pixel
D_D[7_at:_a0]
t_P3
t_PH3
t_SP3
t_HP3
P0a P0b P0c P1a P1b P1c
Figure 6: Multiplexed Pixel Data Transfer Mode (IDF = 6)
Table 10. RGB 8-bit Multiplexed Mode (24-bit Color)
IDF#
Format
6
RGB 8-bit
Pixel#
Bus Data D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
P0a
B0[7]
B0[6]
B0[5]
B0[4]
B0[3]
B0[2]
B0[1]
B0[0]
P0b
G0[7]
G0[6]
G0[5]
G0[4]
G0[3]
G0[2]
G0[1]
G0[0]
P0c
R0[7]
R0[6]
R0[5]
R0[4]
R0[3]
R0[2]
R0[1]
R0[0]
P1a
B1[7]
B1[6]
B1[5]
B1[4]
B1[3]
B1[2]
B1[1]
B1[0]
P1b
G1[7]
G1[6]
G1[5]
G1[4]
G1[3]
G1[2]
G1[1]
G1[0]
P1c
R1[7]
R1[6]
R1[5]
R1[4]
R1[3]
R1[2]
R1[1]
R1[0]
P2a
B2[7]
B2[6]
B2[5]
B2[4]
B2[3]
B2[2]
B2[1]
B2[0]
P2b
G2[7]
G2[6]
G2[5]
G2[4]
G2[3]
G2[2]
G2[1]
G2[0]
P2c
R2(7)
R2(6)
R2(5)
R2(4)
R2(3)
R2(2)
R2(1)
R2(0)
12
201-0000-024 Rev 2.1, 8/2/99