English
Language : 

M13S64164A_09 Datasheet, PDF (5/48 Pages) Elite Semiconductor Memory Technology Inc. – 1M x 16 Bit x 4 Banks Double Data Rate SDRAM
ESMT
M13S64164A
DC Specifications
Parameter
Symbol
Test Condition
Operation Current
(One Bank Active)
Operation Current
(One Bank Active)
Precharge Power-down
Standby Current
IDD0
IDD1
IDD2P
tRC = tRC (min), tCK = tCK (min),
Active – Precharge
Burst Length = 2, tRC = tRC (min),
CL= 2.5, IOUT = 0mA,
Active-Read-Precharge
CKE ≤ VIL(max), tCK = tCK (min),
All banks idle
Idle Standby Current
Active Power-down Standby
Current
Active Standby Current
Operation Current (Read)
Operation Current (Write)
Auto Refresh Current
Self Refresh Current
Operation Current
(4 bank interleaving)
IDD2N
IDD3P
IDD3N
IDD4R
IDD4W
IDD5
IDD6
IDD7
CKE ≥ VIH(min), CS ≥ VIH(min),
tCK = tCK (min)
All banks ACT, CKE ≤ VIL(max),
tCK = tCK (min)
One bank; Active-Precharge,
tRC = tRAS(max), tCK = tCK (min)
Burst Length = 2, CL= 2.5 ,
tCK = tCK (min), IOUT = 0mA
Burst Length = 2, CL= 2.5 ,
tCK = tCK (min)
tRC ≥ tRFC(min)
CKE ≤ 0.2V
Burst Length = 4, tRC = tRC (min),
IOUT = 0mA
Note: 1. Enable on-chip refresh and address counters.
Version
-5
-6
110
100
Unit Note
mA
130
110
mA
10
10
mA
70
70
mA
20
15
mA
90
80
mA
180
160
mA
180
160
mA
140
120
mA
5
5
mA 1
235
215
mA
AC Operation Conditions & Timing Specification
AC Operation Conditions
Parameter
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
VIH(AC) VREF + 0.31
V
Input Low (Logic 0) Voltage, DQ, DQS and DM signals
VIL(AC)
VREF - 0.31
V
Input Different Voltage, CLK and CLK inputs
VID(AC)
0.7
VDDQ+0.6
V
1
Input Crossing Point Voltage, CLK and CLK inputs
VIX(AC) 0.5*VDDQ-0.2 0.5*VDDQ+0.2
V
2
Note1. VID is the magnitude of the difference between the input level on CLK and the input on CLK .
2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the
same.
Input / Output Capacitance
(VDD = 2.3V~2.7V, VDDQ=2.3V~2.7V, TA = 25 °C , f = 1MHz)
Parameter
Input capacitance
(A0~A11, BA0~BA1, CKE, CS , RAS , CAS , WE )
Symbol
CIN1
Min
Max
Unit
2.5
3.5
pF
Input capacitance (CLK, CLK )
Data & DQS input/output capacitance
Input capacitance (DM)
CIN2
COUT
CIN3
2.5
3.5
pF
4.0
5.5
pF
4.0
5.5
pF
Elite Semiconductor Memory Technology Inc.
Publication Date : Jun. 2009
Revision : 1.4
5/48