E1922E20 Datasheet, PDF (7/29 Pages) Elpida Memory – 4G bits DDR3L SDRAM

EDJ4204EFBG, EDJ4208EFBG, EDJ4216EFBG
1.3 Recommended DC Operating Conditions
Table 3: Recommended DC Operating Conditions (TC = 0°C to +85°C), DDR3L Operation
Parameter
Symbol
min.
typ.
max.
Unit
Notes
Supply voltage
VDD
1.283
1.35
1.45
V
1, 2, 3, 4
Supply voltage for DQ
VDDQ
1.283
1.35
1.45
V
1, 2, 3, 4
Notes: 1.
2.
3.
4.
5.
Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t) over a very
long period of time (e.g. 1 sec).
If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
Under these supply voltages, the device operates to this DDR3L specifcation.
Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while
VDD and VDDQ are changed for DDR3 operation shown as following timing wave form.
Table 4: Recommended DC Operating Conditions (TC = 0°C to +85°C), DDR3 Operation
Parameter
Symbol
min
typ
max
Unit
Notes
Supply voltage
VDD
1.425
1.5
1.575
V
1, 2, 3
Supply voltage for DQ
VDDQ
1.425
1.5
1.575
V
1, 2, 3
Notes: 1.
2.
3.
If minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
Under 1.5V operation, this DDR3L device operates to the DDR3 specifcations under the same speedtimings as defined
for this device.
Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while VDD and VDDQ
are changed for DDR3L operation shown as below.
Ta
Tb Tc
Td
Te
Tf
Tg
Th
Ti
Tj
Tk
CK, /CK
VDD, VDDQ (DDR3)
T(min) = 10ns
tCKSRX
VDD, VDDQ (DDR3L)
T(min) = 10ns
T(min) = 200μs
T = 500μs
/RESET
CKE
Command
tIS
T(min) = 10ns
Valid
tDLLK
tIS ^tXPR
tMRD
tMRD
tMRD
tMOD
tZQinit
*1
MRS
MRS
MRS
MRS
ZQCL
*1
Valid
BA
ODT
RTT
MR2
MR3
MR1
MR0
tIS
Static low in case RTT_Nore is enabled at time Tg, otherwise static high or low
Valid
tIS
Valid
: VIH or VIL
Note: 1. From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands.
Figure 1: VDD/VDDQ Voltage Switch between DDR3L and DDR3
Data Sheet E1922E20 (Ver. 2.0)
7