|
E1922E20 Datasheet, PDF (18/29 Pages) Elpida Memory – 4G bits DDR3L SDRAM | |||
|
◁ |
EDJ4204EFBG, EDJ4208EFBG, EDJ4216EFBG
Table 14: IDD7 Measurement-Loop Pattern
CK,
Sub Cycle
Com-
A11
A7 A3 A0
/CK
CKE -Loop number mand /CS /RAS /CAS /WE ODT BA*3 -Am A10 -A9 -A6 -A2 Data*2
0
ACT 0
0
1
10
0 0 0 000â¯
1
0
2
RDA 0
1
0
10
0 0 1 0 0 0 00000000
D
1
0
0
00
0 0 0 000â¯
â¦
Repeat above D Command until nRRD â 1
nRRD
ACT 0
0
1
10
1 0 0 0F0 â¯
nRRD + 1 RDA 0
1
0
10
1 0 1 0 F 0 00110011
1
nRRD + 2 D
1
0
0
00
1 0 0 0F0 â¯
â¦
Repeat above D Command until 2 Ã nRRD â 1
2
2 Ã nRRD Repeat Sub-Loop 0, but BA= 2
3
3 Ã nRRD Repeat Sub-Loop 1, but BA= 3
D
1
0
0
00
3 0 0 0F0 â¯
4
4 Ã nRRD
Assert and repeat above D Command until nFAW â 1, if necessary
5
nFAW
Repeat Sub-Loop 0, but BA= 4
nFAW
6
Repeat Sub-Loop 1, but BA= 5
+ nRRD
7
8
9
Toggling Static H 10
11
12
13
14
15
16
17
18
19
nFAW
+ 2 Ã nRRD
Repeat Sub-Loop 0, but BA= 6
nFAW
+ 3 Ã nRRD Repeat Sub-Loop 1, but BA= 7
nFAW
D
1
0
0
00
7 0 0 0F0 â¯
+ 4 Ã nRRD Assert and repeat above D Command until 2 Ã nFAW â 1, if necessary
2 Ã nFAW ACT
0
0
1
10
0 0 0 0F0 â¯
+0
2 Ã nFAW
+1
RDA 0
1
0
10
0 0 1 0 F 0 00110011
2 Ã nFAW D
1
0
0
00
0 0 0 0F0 â¯
+2
Repeat above D Command until 2 Ã nFAW + nRRD â 1
2 Ã nFAW ACT
0
+ nRRD
0
1
10
1 0 0 000â¯
2 Ã nFAW RDA
0
1
0
10
1 0 1 0 0 0 00000000
+ nRRD + 1
2 Ã nFAW D
1
0
0
00
1 0 0 000â¯
+ nRRD + 2 Repeat above D Command until 2 Ã nFAW + 2 Ã nRRD â 1
2 Ã nFAW
+2 Ã nRRD Repeat Sub-Loop 10, but BA= 2
2 Ã nFAW
+ 3 Ã nRRD Repeat Sub-Loop 11, but BA= 3
2 Ã nFAW D
1
0
0
00
3 0 0 000â¯
+ 4 Ã nRRD Assert and repeat above D Command until 3 Ã nFAW â 1, if necessary
3 Ã nFAW Repeat Sub-Loop 10, but BA= 4
3 Ã nFAW Repeat Sub-Loop 11, but BA= 5
+nRRD
3 Ã nFAW
+ 2 Ã nRRD
Repeat Sub-Loop 10, but BA= 6
3 Ã nFAW
+ 3 Ã nRRD Repeat Sub-Loop 11, but BA= 7
3 Ã nFAW D
1
0
0
00
7 0 0 000â¯
+ 4 Ã nRRD Assert and repeat above D Command until 4 Ã nFAW â 1, if necessary
Notes: 1.
2.
3.
4.
DM must be driven low all the time. DQS, /DQS are used according to read commands, otherwise MID-LEVEL.
Burst sequence driven on each DQ signal by read command. Outside burst operation, DQ signals are MID-LEVEL.
BA: BA0 to BA2.
Am: m means Most Significant Bit (MSB) of Row address.
Data Sheet E1922E20 (Ver. 2.0)
18
|
▷ |