E1922E20 Datasheet, PDF (3/29 Pages) Elpida Memory – 4G bits DDR3L SDRAM

EDJ4204EFBG, EDJ4208EFBG, EDJ4216EFBG
Pin Configurations
Pin Configurations (×4/×8 configuration)
/xxx indicates active low signal.
78-ball FBGA (×4 configuration)
1
2
3
A
VSS VDD NC
B
VSS VSSQ DQ0
C
VDDQ DQ2 DQS
D
VSSQ NC /DQS
E
VREFDQ VDDQ NC
F
NC VSS /RAS
G
ODT VDD /CAS
H
NC
/CS /WE
J
VSS BA0 BA2
K
VDD A3 A0
L
VSS A5 A2
M
VDD A7 A9
N
VSS /RESET A13
7
8
9
NC VSS VDD
DM VSSQ VDDQ
DQ1 DQ3 VSSQ
VDD VSS VSSQ
NC NC VDDQ
CK VSS NC
/CK VDD CKE
A10(AP) ZQ NC
A15 VREFCA VSS
A12(/BC) BA1 VDD
A1 A4 VSS
A11 A6 VDD
A14 A8 VSS
(Top view)
78-ball FBGA (×8 configuration)
1
2
3
A
VSS VDD NC
B
VSS VSSQ DQ0
C
VDDQ DQ2 DQS
D
VSSQ DQ6 /DQS
E
VREFDQ VDDQ ^DQ4
F
NC VSS /RAS
G
ODT VDD /CAS
H
NC
/CS /WE
J
VSS BA0 BA2
K
VDD A3 A0
L
VSS A5 A2
M
VDD A7 A9
N
VSS /RESET A13
7
8
9
NU/(/TDQS) VSS VDD
DM/TDQS VSSQ VDDQ
DQ1 DQ3 VSSQ
VDD VSS VSSQ
DQ7 DQ5 _VDDQ
CK VSS NC
/CK VDD CKE
A10(AP) ZQ NC
A15 VREFCA VSS
A12(/BC) BA1 VDD
A1 A4 VSS
A11 A6 VDD
A14 A8 VSS
(Top view)
Pin name
Function
Pin name
Function
A0 to A15*³
Address inputs
A10(AP): Auto precharge
A12(/BC): Burst chop
/RESET*³
Active low asynchronous reset
BA0 to BA2*³
Bank select
VDD
Supply voltage for internal circuit
DQ0 to DQ7
Data input/output
VSS
Ground for internal circuit
DQS, /DQS
Differential data strobe
VDDQ
Supply voltage for DQ circuit
TDQS, /TDQS
Termination data strobe
VSSQ
Ground for DQ circuit
/CS*³
Chip select
VREFDQ
Reference voltage for DQ
/RAS, /CAS, /WE*³
Command input
VREFCA
Reference voltage for CA
CKE*³
Clock enable
ZQ
Reference pin for ZQ calibration
CK, /CK
Differential clock input
NC*¹
No connection
DM
Write data mask
NU*²
Not usable
ODT*³
ODT control
Notes: 1.
2.
3.
Not internally connected with die.
Don't connect. Internally connected.
Input only pins (address, command, CKE, ODT and /RESET) do not supply termination.
Data Sheet E1922E20 (Ver. 2.0)
3