English
Language : 

DA14580 Datasheet, PDF (135/155 Pages) –
DA14580
Low Power Bluetooth Smart 4.2 SoC
FINAL
Table 237: WATCHDOG_CTRL_REG (0x50003102)
Bit
Mode Symbol
15:2 -
-
1
-
-
0
R/W NMI_RST
Description
Reserved
Reserved
0 = Watchdog timer generates NMI at value 0, and WDOG
(SYS) reset at <=-16. Timer can be frozen /resumed using
SET_FREEZE_REG[FRZ_WDOG]/
RESET_FREEZE_REG[FRZ_WDOG].
1 = Watchdog timer generates a WDOG (SYS) reset at value
0 and can not be frozen by Software.
Note that this bit can only be set to 1 by SW and only be
reset with a WDOG (SYS) reset or SW reset.
The watchdog is always frozen when the Cortex-M0 is halted
in DEBUG State.
Reset
0x0
0x0
0x0
Table 238: CHIP_ID1_REG (0x50003200)
Bit
Mode Symbol
7:0
R
CHIP_ID1
Description
First character of device type "580" in ASCII.
Reset
0x35
Table 239: CHIP_ID2_REG (0x50003201)
Bit
Mode Symbol
7:0
R
CHIP_ID2
Description
Second character of device type "580" in ASCII.
Reset
0x38
Table 240: CHIP_ID3_REG (0x50003202)
Bit
Mode Symbol
7:0
R
CHIP_ID3
Description
Third character of device type "580" in ASCII.
Reset
0x30
Table 241: CHIP_SWC_REG (0x50003203)
Bit
Mode Symbol
7:4
-
-
3:0
R
CHIP_SWC
Description
Reserved
SoftWare Compatibility code.
Integer (default = 0) which is incremented if a silicon change
has impact on the CPU Firmware.
Can be used by software developers to write silicon revision
dependent code.
Reset
0x0
0x0
Table 242: CHIP_REVISION_REG (0x50003204)
Bit
Mode Symbol
7:0
R
REVISION_ID
Description
Chip version, corresponds with type number in ASCII.
0x41 = 'A', 0x42 = 'B'
Reset
0x41
Table 243: SET_FREEZE_REG (0x50003300)
Bit
Mode Symbol
15:4 -
-
Description
Reserved
Reset
0x0
Datasheet
CFR0011-120-00-FM
Revision 3.3
135 of 155
08-Jun-2016
© 2014 Dialog Semiconductor