W311_05 Datasheet, PDF (2/19 Pages) Cypress Semiconductor – FTG for VIA™ Pro-266 DDR Chipset

W311
Pin Definitions
Pin Name
RST#
CPU1:3
Pin No.
32
39, 38, 35
CPU_STOP#
PCI1:8
PCI_STOP#
PCI_F
FS0:1
AGP0:2
APIC0:2
48MHz/FS3
34
10, 11, 13,
14, 16, 17,
18, 20
33
9
21, 22
23, 26, 27
45, 44, 42
6
24_48MHz/
7
FS2
47
REF1/FS4
REF0
48
SCLK
28
SDATA
29
X1
3
X2
VDD_REF,
VDD_48MHz,
VDD_PCI,
VDD_AGP,
VDD_CORE
VDD_CPU,
VDD_APIC
41
1, 5,15, 24,
31
41, 46, 37
Pin
Type
Pin Description
O
(open
drain)
O
System Reset Output: Open-drain system reset output.
CPU Clock Output: Frequency is set by the FS0:4 input or through serial input
interface. The CPU1:3 outputs are gated by the CLK_STOP# input.
I
CPU Output Control: 3.3V LVTTL-compatible input that stop CPU1:3.
O
PCI Clock Outputs 1 through 8: Frequency is set by FS0:4 inputs or through
serial input interface; see Table 5 for details. PCI1:8 outputs are gated by the
PCI_STOP# input.
O
PCI_STOP# Input: 3.3V LVTTL-compatible input that stops PCI1:8.
O
Free-Running PCI Clock Output: Frequency is set by FS0:4 inputs or through
serial input interface; see Table 5 for details.
I
Frequency Selection Inputs: Selects CPU clock frequency as shown in Table 1.
O
AGP Clock Output: This pin serves as the select strap to determine device
operating frequency as described in Table 5.
O
APIC Clock Output: APIC clock outputs.
I/O
48-MHz Output/Frequency Select 3: 48 MHz is provided in normal operation.
In standard PC systems, this output can be used as the reference for the Universal
Serial Bus host controller. This pin also serves as a power-on strap option to
determine device operating frequency as described in Table 5.
I/O
24_48-MHz Output/Frequency Select 2: In standard PC systems, this output
I/O
can be used as the clock input for a Super I/O chip. The output frequency is
controlled by Configuration Byte 3 bit[6]. The default output frequency is 24 MHz.
This pin also serves as a power-on strap option to determine device operating
frequency as described in Table 5.
Reference Clock Output 1/Frequency Select 4: 3.3V 14.318-MHz output clock.
This pin also serves as a power-on strap option to determine device operating
frequency as described in Table 5.
O
Reference Clock Output 0: 3.3V 14.318-MHz output clock.
I
Clock pin for SMBus circuitry.
I/O
Data pin for SMBus circuitry.
I
Crystal Connection or External Reference Frequency Input: This pin has dual
functions. It can be used as an external 14.318-MHz crystal connection or as an
external reference frequency input.
I
Crystal Connection: An input connection for an external 14.318-MHz crystal. If
using an external reference, this pin must be left unconnected.
Power Connection: Power supply for core logic, PLL circuitry, PCI outputs,
P
reference outputs, 48-MHz output, and 24-48 MHz output, connect to 3.3V supply.
P
Power Connection: Power supply for APIC and CPU output buffers, connect to
2.5V.
Document #: 38-07703 Rev. **
Page 2 of 19