5962-9061102XX Datasheet, PDF (1/15 Pages) Cypress Semiconductor – 32-Macrocell MAX® EPLD

USE ULTRA37000^TM FOR
ALL NEW DESIGNS
CY7C344
32-Macrocell MAX^® EPLD
Features
• High-performance, high-density replacement for TTL,
74HC, and custom logic
• 32 macrocells, 64 expander product terms in one LAB
• 8 dedicated inputs, 16 I/O pins
• 0.8-micron double-metal CMOS EPROM technology
• 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC
package
Functional Description
Available in a 28-pin, 300-mil DIP or windowed J-leaded
ceramic chip carrier (HLCC), the CY7C344 represents the
densest EPLD of this size. Eight dedicated inputs and 16
bidirectional I/O pins communicate to one logic array block. In
the CY7C344 LAB there are 32 macrocells and 64 expander
product terms. When an I/O macrocell is used as an input, two
expanders are used to create an input path. Even if all of the
I/O pins are driven by macrocell registers, there are still 16
“buried” registers available. All inputs, macrocells, and I/O pins
are interconnected within the LAB.
The speed and density of the CY7C344 makes it a natural for
all types of applications. With just this one device, the designer
can implement complex state machines, registered logic, and
combinatorial “glue” logic, without using multiple chips. This
architectural flexibility allows the CY7C344 to replace
multichip TTL solutions, whether they are synchronous,
asynchronous, combinatorial, or all three.
Logic Block Diagram^[1]
15(22)
15(23)
27(6)
28(7)
INPUT
INPUT
INPUT
INPUT
MACROCELL 2
MACROCELL 4
MACROCELL 6
G
MACROCELL 8
L
O
MACROCELL 10
B
MACROCELL 12
A
MACROCELL 14
L
MACROCELL 16
MACROCELL 18
B
MACROCELL 20
U
MACROCELL 22
S
MACROCELL 24
MACROCELL 26
MACROCELL 28
MACROCELL 30
MACROCELL 32
INPUT
1(8)
INPUT/CLK 2(9)
INPUT
13(20)
INPUT
14(21)
MACROCELL 1
MACROCELL 3
MACROCELL 5
I
MACROCELL 7
O
MACROCELL 9
MACROCELL 11
C
MACROCELL 13
O
MACROCELL 15
N
MACROCELL 17
T
MACROCELL 19
R
MACROCELL 21
O
L
MACROCELL 23
MACROCELL 25
MACROCELL 27
MACROCELL 29
MACROCELL 31
64 EXPANDER PRODUCT TERM ARRAY
32
Selection Guide
Maximum Access Time
Maximum Operating Current Commercial
Military
Industrial
Maximum Standby Current
Commercial
Military
Industrial
Note:
1. Numbers in () refer to J-leaded packages.
7C344-15
15
200
220
150
170
Pin Configurations
HLCC
Top View
I/O 3(10)
I/O 4(11)
I/O 5(12)
I/O 6(13)
I/O 9(16)
I/O 10(17)
I/O 11(18)
I/O 12(19)
I/O 17(24)
I/O 18(25)
I/O 19(26)
I/O 20(27)
I/O 23(2)
I/O 24(3)
I/O 25(4)
I/O 26(5)
I/O
INPUT
INPUT
INPUT
INPUT/CLK
I/O
I/O
4 3 2 1 28 27 26
5
25
6
24
7
23
8
22
9
21
10
20
11 _{12 13 14 1516 1718} 19
I/O
I/O
INPUT
INPUT
INPUT
INPUT
I/O
CerDIP
Top View
INPUT 1
INPUT/CLK 2
I/O ₃
I/O 4
I/O ₅
I/O 6
V_{CC 7}
GND 8
I/O ₉
I/O 10
I/O 11
I/O 12
INPUT ₁₃
INPUT 14
28 INPUT
27 INPUT
26 ^I/O
25 I/O
24 ^I/O
23 I/O
22 ^VCC
21 GND
20 ^I/O
19 I/O
18 I/O
17 I/O
16 ^INPUT
15 INPUT
7C344-20
7C344-25
Unit
20
25
ns
200
200
mA
220
220
220
220
150
150
mA
170
170
170
170
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-03006 Rev. *B
Revised June 6, 2005
[+] Feedback