CPC7595 Datasheet, PDF (1/25 Pages) Clare, Inc. – Line Card Access Switch

CPC7595
Line Card Access Switch
Features
Description
• Enhanced SW8, Ringing Test Switch, breakdown
The CPC7595 is a member of Clare’s next generation
voltage
Line Card Access Switch (LCAS) family. This
• TTL logic level inputs for 3.3V logic interfaces
monolithic 10-pole line card access switch is available
• Smart logic for power up / hot plug state control
in a 20 or 28 pin SOIC or a 28 pin DFN package. It
• Improved switch dv/dt immunity of 500 V/μs
provides the necessary functions to replace three
• Small 20 pin or 28 pin SOIC or 28 pin, thermally
2-Form-C electromechanical relays on analog line
enhanced dual, flat, no-lead (DFN) package
cards or combined voice and data line cards found in
• DFN version provides 65% PCB area reduction over
central office, access, and PBX equipment. The
4^th generation EMRs
device contains solid state switches for tip and ring line
• Monolithic IC reliability
break, ringing injection and test access. The CPC7595
• Low, matched, R_ON
• Eliminates the need for zero-cross switching
• Flexible switch timing for transition from ringing
mode to talk mode.
• Clean, bounce-free switching
• SLIC tertiary protection via integrated current
limiting, voltage clamping and thermal shutdown
• 5 V operation with power consumption < 10.5 mW
• Intelligent battery monitor
Applications
• Standard voice linecards
• Integrated Voice and Data (IVD) linecards
requires only a +5 V supply and provides stable start
up conditioning during system power up and for hot
plug insertion. Once active, the inputs respond to
traditional TTL logic levels enabling the CPC7595 to
be used with 3.3V only logic.
y _{Ordering Information}
r _{For delivery in tubes, specify CPC7595Zx for the 20}
pin SOIC (38/tube), CPC7595Bx for the 28 pin SOIC
a ^{(27/tube), or CPC7595Mx for the DFN (33/tube). For}
tape and reel delivery, add “TR”, without quotes, to the
part number. SOIC: 20 or 28 pin (500/reel), DFN
in^(1000/reel).
• Central office (CO)
• Digital Loop Carrier (DLC)
• PBX Systems
• Digitally Added Main Line (DAML)
lim ^{• Fiber in the Loop (FITL)}
• Pair Gain System
• Channel Banks
e _{T (T ) TESTin}
CHANTEST
Pr ^{T (T ) TESTout}
DROPTEST
10
8 TRINGING
5
SW7
X
Part Number
CPC7595xA
CPC7595xB
CPC7595xC
CPC7595
Description
With protection SCR
Without protection SCR
Extra logic state and protection SCR
+5 Vdc
12 V_DD
Tip
T 7 _LINE
X ^SW5 X ^SW3
X
X SW9
6 T_BAT
SW1
Ring
Secondary
Protection
R_LINE 22
SW2
X
X SW6 XSW4
X SW10
X
SW8
SCR
Trip
Circuit
SLIC
23 R_BAT
17
V_REF
Switch
Control
L
A
T
16
15
Logic
C
H
18
IN_TESTin
IN_RINGING
IN_TESTout
LATCH
R (R ) _TESTout
DROPTEST
R (R ) _{TESTin CHANTEST}
19
20 R_RINGING
24
1
28 14 13
300Ω (min.)
F_GND
D_GND
T_SD
V_BAT
V_BAT
RINGING
NOTE 1: Pin assignments are for the 28 pin package.
NOTE 2: Block diagram shown with the optional protection SCR.
DS-CPC7595 - R00B
www.clare.com
1