CS4245_07 Datasheet, PDF (5/57 Pages) Cirrus Logic – 104 dB, 24-Bit, 192 kHz Stereo Audio CODEC

CS4245
Figure 2.Maximum DAC Loading .............................................................................................................. 11
Figure 3.Master Mode Timing - Serial Audio Port 1 .................................................................................. 22
Figure 4.Slave Mode Timing - Serial Audio Port 1 .................................................................................... 22
Figure 5.Master Mode Timing - Serial Audio Port 2 .................................................................................. 24
Figure 6.Slave Mode Timing - Serial Audio Port 2 .................................................................................... 24
Figure 7.Format 0, Left-Justified up to 24-Bit Data ................................................................................... 25
Figure 8.Format 1, I²S up to 24-Bit Data ................................................................................................... 25
Figure 9.Format 2, Right-Justified 16-Bit Data.
Format 3, Right-Justified 24-Bit Data. ....................................................................................................... 25
Figure 10.Control Port Timing - I²C Format ............................................................................................... 26
Figure 11.Control Port Timing - SPI Format .............................................................................................. 27
Figure 12.Typical Connection Diagram ..................................................................................................... 28
Figure 13.Master Mode Clocking .............................................................................................................. 30
Figure 14.Analog Input Architecture .......................................................................................................... 32
Figure 15.De-Emphasis Curve .................................................................................................................. 34
Figure 16.Suggested Active-Low Mute Circuit .......................................................................................... 35
Figure 17.Control Port Timing in SPI Mode .............................................................................................. 36
Figure 18.Control Port Timing, I²C Write ................................................................................................... 36
Figure 19.Control Port Timing, I²C Read ................................................................................................... 37
Figure 20.De-Emphasis Curve .................................................................................................................. 42
Figure 21.DAC Single-Speed Stopband Rejection ................................................................................... 51
Figure 22.DAC Single-Speed Transition Band .......................................................................................... 51
Figure 23.DAC Single-Speed Transition Band .......................................................................................... 51
Figure 24.DAC Single-Speed Passband Ripple ........................................................................................ 51
Figure 25.DAC Double-Speed Stopband Rejection .................................................................................. 51
Figure 26.DAC Double-Speed Transition Band ........................................................................................ 51
Figure 27.DAC Double-Speed Transition Band ........................................................................................ 52
Figure 28.DAC Double-Speed Passband Ripple ...................................................................................... 52
Figure 29.DAC Quad-Speed Stopband Rejection ..................................................................................... 52
Figure 30.DAC Quad-Speed Transition Band ........................................................................................... 52
Figure 31.DAC Quad-Speed Transition Band ........................................................................................... 52
Figure 32.DAC Quad-Speed Passband Ripple ......................................................................................... 52
Figure 33.ADC Single-Speed Stopband Rejection ................................................................................... 53
Figure 34.ADC Single-Speed Stopband Rejection ................................................................................... 53
Figure 35.ADC Single-Speed Transition Band (Detail) ............................................................................. 53
Figure 36.ADC Single-Speed Passband Ripple ........................................................................................ 53
Figure 37.ADC Double-Speed Stopband Rejection .................................................................................. 53
Figure 38.ADC Double-Speed Stopband Rejection .................................................................................. 53
Figure 39.ADC Double-Speed Transition Band (Detail) ............................................................................ 54
Figure 40.ADC Double-Speed Passband Ripple ...................................................................................... 54
Figure 41.ADC Quad-Speed Stopband Rejection ..................................................................................... 54
Figure 42.ADC Quad-Speed Stopband Rejection ..................................................................................... 54
Figure 43.ADC Quad-Speed Transition Band (Detail) .............................................................................. 54
Figure 44.ADC Quad-Speed Passband Ripple ......................................................................................... 54
LIST OF TABLES
Table 1. Speed Modes .............................................................................................................................. 29
Table 2. Common Clock Frequencies ....................................................................................................... 30
Table 3. Slave Mode Serial Bit Clock Ratios ............................................................................................. 31
Table 4. Device Revision .......................................................................................................................... 40
Table 5. Freeze-able Bits .......................................................................................................................... 40
Table 6. Functional Mode Selection ......................................................................................................... 41
Table 7. DAC Digital Interface Formats .................................................................................................... 41
DS656F2
5