CS4245_07 Datasheet, PDF (28/57 Pages) Cirrus Logic – 104 dB, 24-Bit, 192 kHz Stereo Audio CODEC

CS4245
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT
Inputs: Logic 0 = DGND = AGND = 0 V, Logic 1 = VLC, C_L = 30 pF.
Parameter
Symbol
Min
Max
CCLK Clock Frequency
RESET Rising Edge to CS Falling
CS High Time Between Transmissions
CS Falling to CCLK Edge
CCLK Low Time
CCLK High Time
CDIN to CCLK Rising Setup Time
CCLK Rising to DATA Hold Time
CCLK Falling to CDOUT Stable
Rise Time of CDOUT
Fall Time of CDOUT
Rise Time of CCLK and CDIN
Fall Time of CCLK and CDIN
f_sck
-
6.0
t_srs
500
-
t_csh
1.0
-
t_css
20
-
t_scl
66
-
t_sch
66
-
t_dsu
40
-
(Note 32)
t_dh
15
-
t_pd
-
50
t_r1
-
25
t_f1
-
25
(Note 33)
t_r2
-
100
(Note 33)
t_f2
-
100
Units
MHz
ns
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
32. Data must be held for sufficient time to bridge the transition time of CCLK.
33. For f_sck <1 MHz.
RST
t _srs
CS
t _css
t _scl t _sch
t _csh
CCLK
t _r2
t _f2
CDIN
CDOUT
t _dsu
t _dh
t _pd
Figure 11. Control Port Timing - SPI Format
28
DS656F2