English
Language : 

HCPL-2533 Datasheet, PDF (11/11 Pages) AVAGO TECHNOLOGIES LIMITED – LSTTL compatible
Recommended Circuit Design Parameters
Parameter
Symbol LSTTL
LSTTL-to-
LSTTL
TTL-to-
Units
Comments
Fig. Note
Input
Logic Low Output
VOL (A) 0.5
0.4
Voltage – Input Gate
V
Maximum
Supply Voltage – Input
VCC1
5.0
5.0
V
± 5%
Input Resistor
RIN
360
180
Ω
± 5%
8a
430
200
8b
Input Current
IF
8
16
mA
Nominal
Input Current Range
IF
6.75–10 14.0–20 mA
8a
14.5–20
8b
Output
Logic Low Output
VOL (B) 0.5
0.5
Voltage – HCPL-2533
V
Maximum
Supply Voltage – Input
VCC2
5.0
5.0
V
± 5%
Pull-Up Resistor
RL
20
8.2
kΩ
± 5%
13
Required Current Sink
IOL
0.61
1.0
mA
Worst Case VCC,
14
for Logic Low
(max)
RL, IIL (B)
HCPL-2533 Current
Transfer Ratio
CTR
11
9
%
Minimum TA = 0°C to
+70°C
Logic Low Output
Current – HCPL-2533
IOL
0.74
1.26
(min)
1.30
mA
Worst Case VCC, CTR, IF 8a 15
TA = 0°C to +70°C
8b
Data Rate
fD
250
250
Kb/s
NRZ, TA = 25°C
16
Notes:
12. The inverting circuit has higher power consumption and must use open collector gates on the input.
13. The load resistor RL must be large enough to guarantee logic LOW and small enough to guarantee logic HIGH under worst case conditions:
VCC (max) – VOL
IOL (2533) – IIL (B)
≤ RL ≤
VCC (min) – VIH (B)
IOH (2533) – IIH (B)
The selection of RL is the same for both inverting and non-inverting circuits.
14. The maximum current sink required for logic LOW is:
IOL (max) = IIL (B) (max) + IR (max)
where IR is the current through RL.
15. The ratio of IOL (min) to IOL (max) gives the design margin for CTR degradation. See Application Note 1002.
16. The maximum data rate is defined as:
1
fD  = t PH L + t P LH    bits/second NRZ
For product information and a complete list of distributors, please go to our website: www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries.
Data subject to change. Copyright © 2007 Avago Technologies Limited. All rights reserved. Obsoletes 5953-0458
AV02-0521EN - June 19, 2007