|
AT91CAP9S500A_1 Datasheet, PDF (690/1137 Pages) ATMEL Corporation – Customizable Microcontroller Processor | |||
|
◁ |
38.7.10 AC97 Controller Channel A Mode Register
Name:
AC97C_CAMR
Address: 0xFFFA002C
Access:
Read-write
31
â
23
â
15
RXBUFF
7
â
30
â
22
PDCEN
14
ENDRX
6
â
29
â
21
CEN
13
â
5
OVRUN
28
â
20
â
12
â
4
RXRDY
27
â
19
â
11
TXBUFE
3
â
26
â
18
CEM
10
ENDTX
2
UNRUN
25
â
17
SIZE
9
â
1
TXEMPTY
24
â
16
8
â
0
TXRDY
⢠TXRDY: Channel Transmit Ready Interrupt Enable
⢠TXEMPTY: Channel Transmit Empty Interrupt Enable
⢠UNRUN: Transmit Underrun Interrupt Enable
⢠RXRDY: Channel Receive Ready Interrupt Enable
⢠OVRUN: Receive Overrun Interrupt Enable
⢠ENDTX: End of Transmission for Channel A Interrupt Enable
⢠TXBUFE: Transmit Buffer Empty for Channel A Interrupt Enable
0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.
1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.
⢠ENDRX: End of Reception for Channel A Interrupt Enable
0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.
1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.
⢠RXBUFF: Receive Buffer Full for Channel A Interrupt Enable
0: Read: the corresponding interrupt is disabled. Write: disables the corresponding interrupt.
1: Read: the corresponding interrupt is enabled. Write: enables the corresponding interrupt.
⢠SIZE: Channel A Data Size
SIZE Encoding
SIZE
0x0
0x1
0x2
0x3
Selected Data Size
20 bits
18 bits
16 bits
10 bits
Note: Each time slot in the data phase is 20 bit long. For example, if a 16-bit sample stream is being played to an AC 97 DAC, the first
16 bit positions are presented to the DAC MSB-justified. They are followed by the next four bit positions that the AC97 Controller
690 AT91CAP9S500A/AT91CAP9S250A
6264CâCAPâ24-Mar-09
|
▷ |