NSD-2101 Datasheet, PDF (10/22 Pages) ams AG – Piezo Motor Driver ASIC for SQL-RV Series Reduced Voltage SQUIGGLE® RV and UTAF™ Motors

NSD-2101
Data Sheet - Detailed Description
7.5 Register Map
Table 8 lists out the registers which can be addressed over the I²C interface.
Table 8. I²C Registers
Description
Address
MSB
Data Byte
Note
LSB
Control Register
00h
PS[1] PS[0]
CN[1] CN[0] P1 P2
Period count
01h
X
X
X
X
X
X
X
X
Pulse count (high byte) 02h
P
D DS[1] DS[0]
P: Period count MSB;
D: Direction bit;
X
X
X _{DS: Dead time selection bits: ‘00’=2,}
‘01’=4, ‘10’=6 and ‘11’=8 VCO clocks.
Pulse count (low byte) 03h
X
X
X
X
X
X
X
X
Pulse width
04h
X
X
X
X
X
X
X
X
Phase shift
Period offset
05h
X
X
X
X
X
X
X
X
06h IDL HB HYB DT
CN needs to be 00 to enable Period
offset. Period offset is not used when
either Incremental or Sweep Frequency
Tracking is active.
IDL: Sets idle mode;
HB: Enable half bridge operation if VDD
X
X
X
> HB_th;
HYB: Enable hybrid speed control;
DT: Enable signal for increased dead
time;
Selection bits(DS[1:0]) are only valid
when DT=1;
Selection bits should not be changed
when the output driver is active.
Hybrid speed
Hybrid Speed register: 0… half bridge;
128…full bridge operation; linear
07h
X
X
X
X
X
X
X
X transition for values in between;
Default: 128. Values from 1 to 127 are
used for linear speed control.
Reserved register used for device test
Reserved register
10h
X
X
X
X
X
X
X
X only, not accessible during normal
operation.
www.austriamicrosystems.com/NSD-2101
Revision 0.4
10 - 22