NPE405L Datasheet, PDF (39/54 Pages) Applied Micro Circuits Corporation – PowerNP

PowerNP NPe405L Embedded Processor Data Sheet
Preliminary
Signal Functional Description (Part 6 of 6)
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-up and Pull-down Resistors” on page 30 for recommended termination values.
3. Must pull down. See “Pull-up and Pull-down Resistors” on page 30 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Peripheral Bus Control Signals” on page 31.
Signal Name
System Interface
SysClk
SysReset
SysErr
Halt
GPIO00:31
TestEn
TmrClk
Trace Interface
[TS1E]
[TS2E]
[TS1O]
[TS2O]
[TS3:6]
[TrcClk]
Power Pins
GND
V_DD
OV_DD
AV_DD
Other Pins
Reserved
Description
I/O
Type
Main System Clock input.
I
Main System Reset.
I/O
Set to 1 when a Machine Check is generated.
O
Halt from external debugger.
I
General Purpose I/O. To access this function, software
must toggle a DCR bit.
I/O
Test Enable. Used only for manufacturing tests. Pull down
for normal operation.
I
This input must toggle at a rate of less than one half the
CPU core frequency (less than 100MHz in most cases). In
most cases this input toggles much slower (in the 1MHz to
I
10MHz range).
3.3V Analog
Wire w/ESD
5V tolerant
3.3V LVTTL
5V tolerant
3.3V LVTTL
5V tolerant
3.3V LVTTL
5V tolerant
3.3V LVTTL
3.3V LVTTL
Rcvr w/PD
5V tolerant
3.3V LVTTL
Even Trace execution status.To access this function,
software must toggle a DCR bit.
O
Odd Trace execution status. To access this function,
software must toggle a DCR bit.
O
Trace Status. To access this function, software must toggle
a DCR bit.
O
Trace interface clock. A toggling signal that is always half
of the CPU core frequency. To access this function,
O
software must toggle a DCR bit.
5V tolerant
3.3V LVTTL
5V tolerant
3.3V LVTTL
5V tolerant
3.3V LVTTL
5V tolerant
3.3V LVTTL
Ground
Note: J09-J14, K09-K14, L09-L14, M09-M14, N09-N14,
and P09-P14 are also thermal balls.
Logic voltage—2.5V
Output driver voltage—3.3V
Filtered PLL voltage—2.5V
I
Hardwire
I
Hardwire
I
Hardwire
I
3.3V DC
Wire w/ESD
Do not connect signals, voltage, or ground to these pins. n/a
n/a
Notes
1, 2
1
1
1
1
37