EPF10K100ARI240-3 Datasheet, PDF (93/128 Pages) Altera Corporation – Embedded Programmable Logic Device Family

FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Table 75. EPF10K50V Device Interconnect Timing Microparameters Note (1)
Symbol
-1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit
Min Max Min Max Min Max Min Max
t_DIN2IOE
4.7
6.0
7.1
8.2
ns
t_DIN2LE
2.5
2.6
3.1
3.9
ns
t_DIN2DATA
4.4
5.9
6.8
7.7
ns
t_DCLK2IOE
2.5
3.9
4.7
5.5
ns
t_DCLK2LE
2.5
2.6
3.1
3.9
ns
t_SAMELAB
0.2
0.2
0.3
0.3
ns
t_SAMEROW
2.8
3.0
3.2
3.4
ns
t_SAMECOLUMN
3.0
3.2
3.4
3.6
ns
t_DIFFROW
5.8
6.2
6.6
7.0
ns
t_TWOROWS
8.6
9.2
9.8
10.4
ns
t_LEPERIPH
4.5
5.5
6.1
7.0
ns
t_LABCARRY
0.3
0.4
0.5
0.7
ns
t_LABCASC
0.0
1.3
1.6
2.0
ns
Table 76. EPF10K50V Device External Timing Parameters Note (1)
Symbol
t_DRR
t_INSU (2), (3)
t_INH (3)
t_OUTCO (3)
-1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit
Min Max Min Max Min Max Min Max
11.2
14.0
17.2
21.1
ns
5.5
4.2
5.2
6.9
ns
0.0
0.0
0.0
0.0
ns
2.0
5.9
2.0
7.8
2.0
9.5
2.0
11.1
ns
Table 77. EPF10K50V Device External Bidirectional Timing Parameters Note (1)
Symbol
t_INSUBIDIR
t_INHBIDIR
t_OUTCOBIDIR
t_XZBIDIR
t_ZXBIDIR
-1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit
Min Max Min Max Min Max Min Max
2.0
2.8
3.5
4.1
ns
0.0
0.0
0.0
0.0
ns
2.0
5.9
2.0
7.8
2.0
9.5
2.0
11.1
ns
8.0
9.8
11.8
14.3
ns
8.0
9.8
11.8
14.3
ns
Altera Corporation
93