English
Language : 

EV1380QI Datasheet, PDF (2/18 Pages) Enpirion, Inc. – 8a synchronous highly integrated dc-dc
Ordering Information
Part Number
EV1380QI
EVB-EV1380QI
Temp Rating
(°C)
Package
-40 to +85
68-pin QFN T&R
QFN Evaluation Board
EV1380 Datasheet
Pin Assignments (Top View)
Pin Description
Figure 3: Pin Out Diagram (Top View)
NOTE: NC pins are not to be electrically connected to each other
or to any external signal, ground, or voltage. However, they must
be soldered to the PCB. Failure to follow this guideline may result
in part malfunction or damage.
PIN
1-15,
25, 46-
47, 64-
68
16-24
NAME
NC
VOUT
26-27
SW
28-34
35-43
PGND
VDDQ
44
45, 52
48
AGND2
AVIN2,
AVIN1
S_IN
FUNCTION
NO CONNECT: These pins must be soldered to PCB but not be electrically connected
to each other or to any external signal, voltage, or ground. These pins may be
connected internally. Failure to follow this guideline may result in device damage.
Regulated converter output. Connect to the load, and place output filter capacitor(s)
between these pins and PGND pins 28-31.
These pins are internally connected to the common switching node of the internal
MOSFETs. The anode of a schottky diode needs to be connected to these pins. The
cathode of the diode needs to be connected to VDDQ.
Input/Output power ground. Connect these pins to the ground electrode of the input
and output filter capacitors. See VOUT and PVIN descriptions for more details.
In DDR applications the input to this pin is the DDR core voltage. This is the input
power supply to the power train which will be divided by two to create an output voltage
that tracks with the input voltage applied to this pin. Place input filter capacitor(s)
between these pins and PGND pins 32-34.
Ground for the gate driver supply. Connect to the ground plane with a via.
Analog input voltage for the controller circuits. Each of these pins needs to be
separately connected to the 3.3V input supply. Decouple with a capacitor to AGND1.
Digital Input. Depending on the M/S pin, this pin accepts either an input clock to phase
lock the internal switching frequency or a S_OUT signal from another Altera Enpirion
device. Leave this pin floating if it is not used.
08888
2
March 18, 2015
www.altera.com/enpirion
Rev C