English
Language : 

AK4456 Datasheet, PDF (69/84 Pages) Asahi Kasei Microsystems – 115dB 768kHz Advanced 32-bit DAC
[AK4456]
■ Register Map
Addr Register Name
D7
D6
D5
D4
D3
D2
D1
D0
00H Control 1
ACKS
0
0
0
DIF2
DIF1
DIF0
RSTN
01H Control 2
0
0
SD
DFS1
DFS0 DEM11 DEM10 SMUTE
02H Control 3
DP
0
DCKS DCKB MONO1 DZFB SELLR1 SLOW
03H L1ch ATT
ATT7
ATT6
ATT5
ATT4
ATT3
ATT2
ATT1
ATT0
04H R1ch ATT
ATT7
ATT6
ATT5
ATT4
ATT3
ATT2
ATT1
ATT0
05H Control 4
INVL1 INVR1 INVL2 INVR2 SELLR2
0
DFS2 SSLOW
06H DSD1
DDM DML1 DMR1 DMC DMRE
0
DSDD DSDSEL0
07H Control 5
L3
R3
0
0
0
0
1
SYNCE
08H Sound Control
L1
R1
L2
R2
0
0
SC1
SC0
09H DSD2
DML2 DMR2 DML3 DMR3
0
0
DSDF DSDSEL1
0AH Control 6
TDM1 TDM0 SDS1
SDS2
PW2
PW1 DEM21 DEM20
0BH Control 7
ATS1
ATS0
0
SDS0
1
PW3 DCHAIN
0
0CH Control 8
0
0
INVR3 INVL3
0
FIR2
FIR1
FIR0
0DH Control 9
0
MONO3 MONO2
0
0
SELLR3
0
0
0EH Control 10
0
1
DEM31 DEM30
0
0
0
0
0FH L2ch ATT
ATT7
ATT6
ATT5
ATT4
ATT3
ATT2
ATT1
ATT0
10H R2ch ATT
ATT7
ATT6
ATT5
ATT4
ATT3
ATT2
ATT1
ATT0
11H L3ch ATT
ATT7
ATT6
ATT5
ATT4
ATT3
ATT2
ATT1
ATT0
12H R3ch ATT
ATT7
ATT6
ATT5
ATT4
ATT3
ATT2
ATT1
ATT0
13H Reserved
1
1
1
1
1
1
1
1
14H Reserved
1
1
1
1
1
1
1
1
Note 36. Data must not be written into addresses from 15H to 1FH.
Note 37. When the PDN pin is set to “L”, all registers are initialized to their default values.
Note 38. When RSTN bit is set to “0”, only the internal timing circuit is reset but register values are not
initialized.
015006886-E-00
- 69 -
2015/06